Loading…

Computation of the Area of Memristor Pinched Hysteresis Loop

It is well known that the memristor driven by a periodical voltage or current exhibits pinched v - i hysteresis loop. A novel finding is published in this brief, namely, that the area within the loop is directly related to the value of action potential, which was introduced by Leon Chua in his origi...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on circuits and systems. II, Express briefs Express briefs, 2012-09, Vol.59 (9), p.607-611
Main Authors: Biolek, Z., Biolek, D., Biolkova, V.
Format: Article
Language:English
Subjects:
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by cdi_FETCH-LOGICAL-c443t-af1650b77adeb1b560616f9f46d8b4ecb0655c0b66921a02c028cbea7f25340f3
cites cdi_FETCH-LOGICAL-c443t-af1650b77adeb1b560616f9f46d8b4ecb0655c0b66921a02c028cbea7f25340f3
container_end_page 611
container_issue 9
container_start_page 607
container_title IEEE transactions on circuits and systems. II, Express briefs
container_volume 59
creator Biolek, Z.
Biolek, D.
Biolkova, V.
description It is well known that the memristor driven by a periodical voltage or current exhibits pinched v - i hysteresis loop. A novel finding is published in this brief, namely, that the area within the loop is directly related to the value of action potential, which was introduced by Leon Chua in his original work from 1971.
doi_str_mv 10.1109/TCSII.2012.2208670
format article
fullrecord <record><control><sourceid>proquest_ieee_</sourceid><recordid>TN_cdi_proquest_miscellaneous_1365157570</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6272331</ieee_id><sourcerecordid>1365157570</sourcerecordid><originalsourceid>FETCH-LOGICAL-c443t-af1650b77adeb1b560616f9f46d8b4ecb0655c0b66921a02c028cbea7f25340f3</originalsourceid><addsrcrecordid>eNpdkEFLwzAYhoMoOKd_QC8FL146vyRN0oKXUdQNJgrOc0izr6xjbWrSHvbvbd3w4Ol7D8_78fIQckthRilkj-v8c7mcMaBsxhikUsEZmVAh0pirjJ6POclipRJ1Sa5C2AGwDDibkKfc1W3fma5yTeTKqNtiNPdoxvyGta9C53z0UTV2i5tocQgdegxViFbOtdfkojT7gDenOyVfL8_rfBGv3l-X-XwV2yThXWxKKgUUSpkNFrQQEiSVZVYmcpMWCdoCpBAWCikzRg0wCyy1BRpVMsETKPmUPBz_tt599xg6XVfB4n5vGnR90JRLQYUSCgb0_h-6c71vhnWaQgKDATlsmhJ2pKx3IXgsdeur2vjDAOlRqP4Vqkeh-iR0KN0dSxUi_hUkU4xzyn8Ab6NwGQ</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>1040774644</pqid></control><display><type>article</type><title>Computation of the Area of Memristor Pinched Hysteresis Loop</title><source>IEEE Electronic Library (IEL) Journals</source><creator>Biolek, Z. ; Biolek, D. ; Biolkova, V.</creator><creatorcontrib>Biolek, Z. ; Biolek, D. ; Biolkova, V.</creatorcontrib><description>It is well known that the memristor driven by a periodical voltage or current exhibits pinched v - i hysteresis loop. A novel finding is published in this brief, namely, that the area within the loop is directly related to the value of action potential, which was introduced by Leon Chua in his original work from 1971.</description><identifier>ISSN: 1549-7747</identifier><identifier>EISSN: 1558-3791</identifier><identifier>DOI: 10.1109/TCSII.2012.2208670</identifier><identifier>CODEN: ICSPE5</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Action ; Circuits ; coaction ; Computation ; constitutive relation (CR) ; Educational institutions ; Electric potential ; Harmonic analysis ; Hysteresis ; Hysteresis loops ; memristance ; memristor ; Memristors ; pinched hysteresis loop (PHL) ; Shape ; Time domain analysis ; Voltage</subject><ispartof>IEEE transactions on circuits and systems. II, Express briefs, 2012-09, Vol.59 (9), p.607-611</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) Sep 2012</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c443t-af1650b77adeb1b560616f9f46d8b4ecb0655c0b66921a02c028cbea7f25340f3</citedby><cites>FETCH-LOGICAL-c443t-af1650b77adeb1b560616f9f46d8b4ecb0655c0b66921a02c028cbea7f25340f3</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6272331$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,27924,27925,54796</link.rule.ids></links><search><creatorcontrib>Biolek, Z.</creatorcontrib><creatorcontrib>Biolek, D.</creatorcontrib><creatorcontrib>Biolkova, V.</creatorcontrib><title>Computation of the Area of Memristor Pinched Hysteresis Loop</title><title>IEEE transactions on circuits and systems. II, Express briefs</title><addtitle>TCSII</addtitle><description>It is well known that the memristor driven by a periodical voltage or current exhibits pinched v - i hysteresis loop. A novel finding is published in this brief, namely, that the area within the loop is directly related to the value of action potential, which was introduced by Leon Chua in his original work from 1971.</description><subject>Action</subject><subject>Circuits</subject><subject>coaction</subject><subject>Computation</subject><subject>constitutive relation (CR)</subject><subject>Educational institutions</subject><subject>Electric potential</subject><subject>Harmonic analysis</subject><subject>Hysteresis</subject><subject>Hysteresis loops</subject><subject>memristance</subject><subject>memristor</subject><subject>Memristors</subject><subject>pinched hysteresis loop (PHL)</subject><subject>Shape</subject><subject>Time domain analysis</subject><subject>Voltage</subject><issn>1549-7747</issn><issn>1558-3791</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2012</creationdate><recordtype>article</recordtype><recordid>eNpdkEFLwzAYhoMoOKd_QC8FL146vyRN0oKXUdQNJgrOc0izr6xjbWrSHvbvbd3w4Ol7D8_78fIQckthRilkj-v8c7mcMaBsxhikUsEZmVAh0pirjJ6POclipRJ1Sa5C2AGwDDibkKfc1W3fma5yTeTKqNtiNPdoxvyGta9C53z0UTV2i5tocQgdegxViFbOtdfkojT7gDenOyVfL8_rfBGv3l-X-XwV2yThXWxKKgUUSpkNFrQQEiSVZVYmcpMWCdoCpBAWCikzRg0wCyy1BRpVMsETKPmUPBz_tt599xg6XVfB4n5vGnR90JRLQYUSCgb0_h-6c71vhnWaQgKDATlsmhJ2pKx3IXgsdeur2vjDAOlRqP4Vqkeh-iR0KN0dSxUi_hUkU4xzyn8Ab6NwGQ</recordid><startdate>20120901</startdate><enddate>20120901</enddate><creator>Biolek, Z.</creator><creator>Biolek, D.</creator><creator>Biolkova, V.</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><scope>F28</scope><scope>FR3</scope></search><sort><creationdate>20120901</creationdate><title>Computation of the Area of Memristor Pinched Hysteresis Loop</title><author>Biolek, Z. ; Biolek, D. ; Biolkova, V.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c443t-af1650b77adeb1b560616f9f46d8b4ecb0655c0b66921a02c028cbea7f25340f3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2012</creationdate><topic>Action</topic><topic>Circuits</topic><topic>coaction</topic><topic>Computation</topic><topic>constitutive relation (CR)</topic><topic>Educational institutions</topic><topic>Electric potential</topic><topic>Harmonic analysis</topic><topic>Hysteresis</topic><topic>Hysteresis loops</topic><topic>memristance</topic><topic>memristor</topic><topic>Memristors</topic><topic>pinched hysteresis loop (PHL)</topic><topic>Shape</topic><topic>Time domain analysis</topic><topic>Voltage</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Biolek, Z.</creatorcontrib><creatorcontrib>Biolek, D.</creatorcontrib><creatorcontrib>Biolkova, V.</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE/IET Electronic Library</collection><collection>CrossRef</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>ANTE: Abstracts in New Technology &amp; Engineering</collection><collection>Engineering Research Database</collection><jtitle>IEEE transactions on circuits and systems. II, Express briefs</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Biolek, Z.</au><au>Biolek, D.</au><au>Biolkova, V.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Computation of the Area of Memristor Pinched Hysteresis Loop</atitle><jtitle>IEEE transactions on circuits and systems. II, Express briefs</jtitle><stitle>TCSII</stitle><date>2012-09-01</date><risdate>2012</risdate><volume>59</volume><issue>9</issue><spage>607</spage><epage>611</epage><pages>607-611</pages><issn>1549-7747</issn><eissn>1558-3791</eissn><coden>ICSPE5</coden><abstract>It is well known that the memristor driven by a periodical voltage or current exhibits pinched v - i hysteresis loop. A novel finding is published in this brief, namely, that the area within the loop is directly related to the value of action potential, which was introduced by Leon Chua in his original work from 1971.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TCSII.2012.2208670</doi><tpages>5</tpages></addata></record>
fulltext fulltext
identifier ISSN: 1549-7747
ispartof IEEE transactions on circuits and systems. II, Express briefs, 2012-09, Vol.59 (9), p.607-611
issn 1549-7747
1558-3791
language eng
recordid cdi_proquest_miscellaneous_1365157570
source IEEE Electronic Library (IEL) Journals
subjects Action
Circuits
coaction
Computation
constitutive relation (CR)
Educational institutions
Electric potential
Harmonic analysis
Hysteresis
Hysteresis loops
memristance
memristor
Memristors
pinched hysteresis loop (PHL)
Shape
Time domain analysis
Voltage
title Computation of the Area of Memristor Pinched Hysteresis Loop
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-06T21%3A16%3A59IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_ieee_&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Computation%20of%20the%20Area%20of%20Memristor%20Pinched%20Hysteresis%20Loop&rft.jtitle=IEEE%20transactions%20on%20circuits%20and%20systems.%20II,%20Express%20briefs&rft.au=Biolek,%20Z.&rft.date=2012-09-01&rft.volume=59&rft.issue=9&rft.spage=607&rft.epage=611&rft.pages=607-611&rft.issn=1549-7747&rft.eissn=1558-3791&rft.coden=ICSPE5&rft_id=info:doi/10.1109/TCSII.2012.2208670&rft_dat=%3Cproquest_ieee_%3E1365157570%3C/proquest_ieee_%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c443t-af1650b77adeb1b560616f9f46d8b4ecb0655c0b66921a02c028cbea7f25340f3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=1040774644&rft_id=info:pmid/&rft_ieee_id=6272331&rfr_iscdi=true