Dynamic avalanche behavior of power MOSFETs and IGBTs under unclamped inductive switching conditions

The ability of high-voltage power MOSFETs and IGBTs to withstand avalanche events under unclamped inductive switching （U/S） conditions is measured. This measurement is to investigate and compare the dynamic avalanche failure behavior of the power MOSFETs and the IGBT, which occur at different curren...

Full description

Saved in:
Bibliographic Details
Published in:Journal of semiconductors 2013-03, Vol.34 (3), p.26-30
Main Authors: Lu, Jiang, Tian, Xiaoli, Lu, Shuojin, Zhou, Hongyu, Zhu, Yangjun, Han, Zhengsheng
Format: Article
Language:English
Subjects:
Avalanches
bipolar
Dynamics
Failure
IGBT
Low currents
MOSFETs
parasitic
power
Semiconductors
Switching
test
thyristor
Thyristors
transistor
UIS
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:The ability of high-voltage power MOSFETs and IGBTs to withstand avalanche events under unclamped inductive switching （U/S） conditions is measured. This measurement is to investigate and compare the dynamic avalanche failure behavior of the power MOSFETs and the IGBT, which occur at different current conditions. The UIS measurement results at different current conditions show that the main failure reason of the power MOSFETs is related to the parasitic bipolar transistor, which leads to the deterioration of the avalanche reliability of power MOSFETs. However, the results of the IGBT show two different failure behaviors. At high current mode, the failure behavior is similar to the power MOSFETs situation. But at low current mode, the main failure mechanism is related to the parasitic thyristor activity during the occurrence of the avalanche process and which is in good agreement with the experiment result.
ISSN:1674-4926
DOI:10.1088/1674-4926/34/3/034002