Response compression in space with cascade of two-input linear and nonlinear logic

The design of aliasing-free space support hardware for built-in self-testing in very large scale integration circuits and systems is of immense significance, specifically due to the design paradigm shift in recent years from system-on-board to system-on-chip. This paper discusses approach to realizi...

Full description

Saved in:
Bibliographic Details
Published in:World journal of engineering 2013-09, Vol.10 (3), p.283-296
Main Authors: Das, Sunil, Applegate, Alexander, Biswas, Satyendra, Petriu, Emil
Format: Article
Language:English
Subjects:
Aliasing
Cascades
Circuit design
Circuits
Compatibility
Construction equipment
Fault detection
Hardware
Large scale integration
Self testing
Switching theory
System on chip
Very large scale integration
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:The design of aliasing-free space support hardware for built-in self-testing in very large scale integration circuits and systems is of immense significance, specifically due to the design paradigm shift in recent years from system-on-board to system-on-chip. This paper discusses approach to realizing aliasing-free space compaction hardware targeting particularly embedded cores-based system-on-chips for single stuck-line faults, extending well-known concept from conventional switching theory, viz. that of compatibility relation as used in the minimization of incompletely specified sequential machines. For a pair of response outputs of the circuit under test, the method introduces the notion of fault detection compatibility and conditional fault detection compatibility (conditional upon some other response output pair being simultaneously fault detection compatible) with respect to two-input AND/NAND, OR/NOR and XOR/XNOR logic, respectively. The process is illustrated with design details of space compactors for the International Symposium on Circuits and Systems or ISCAS 85 combinational (and ISCAS 89 full-scan sequential) benchmark circuits using simulation programs ATALANTA and FSIM, attesting to the relevance of the technique from the viewpoint of simplicity, resultant low area overhead and full fault coverage for single stuck-line faults, thereby making it an appropriate choice in commercial design environments.
ISSN:1708-5284
DOI:10.1260/1708-5284.10.3.283