Write activity reduction on non-volatile main memories for embedded chip multiprocessors

Recent advances in circuit and semiconductor technologies have pushed Non-Volatile Memory (NVM) technologies into a new era. These technologies exhibit appealing properties such as low power consumption, non-volatility, shock-resistivity, and high density. However, there are challenges to which we n...

Full description

Saved in:
Bibliographic Details
Published in:ACM transactions on embedded computing systems 2013-03, Vol.12 (3), p.1-27
Main Authors: Hu, Jingtong, Xue, Chun, Zhuge, Qingfeng, Tseng, Wei-Che, Sha, Edwin
Format: Article
Language:English
Subjects:
Circuits
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Recent advances in circuit and semiconductor technologies have pushed Non-Volatile Memory (NVM) technologies into a new era. These technologies exhibit appealing properties such as low power consumption, non-volatility, shock-resistivity, and high density. However, there are challenges to which we need answers in the road of applying non-volatile memories as main memory in embedded computer systems. First, when compared with DRAM, NVMs have a limited number of write/erase cycles. Second, write activities on NVM are more expensive than DRAM memory in terms of energy consumption and access latency. Both challenges will benefit from the reduction of the write activities on the NVMs.
ISSN:1539-9087
1558-3465
DOI:10.1145/2442116.2442127