Extrinsic and Intrinsic Charge Trapping at the Graphene/Ferroelectric Interface

The interface between graphene and the ferroelectric superlattice PbTiO3/SrTiO3 (PTO/STO) is studied. Tuning the transition temperature through the PTO/STO volume fraction minimizes the adorbates at the graphene/ferroelectric interface, allowing robust ferroelectric hysteresis to be demonstrated. “I...

Full description

Saved in:
Bibliographic Details
Published in:Nano letters 2014-09, Vol.14 (9), p.5437-5444
Main Authors: Yusuf, M. Humed, Nielsen, Bent, Dawber, M, Du, X
Format: Article
Language:English
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:The interface between graphene and the ferroelectric superlattice PbTiO3/SrTiO3 (PTO/STO) is studied. Tuning the transition temperature through the PTO/STO volume fraction minimizes the adorbates at the graphene/ferroelectric interface, allowing robust ferroelectric hysteresis to be demonstrated. “Intrinsic” charge traps from the ferroelectric surface defects can adversely affect the graphene channel hysteresis and can be controlled by careful sample processing, enabling systematic study of the charge trapping mechanism.
ISSN:1530-6984
1530-6992
DOI:10.1021/nl502669v