Analyzing the Impact of Bootstrapped ADC with Augmented NMOS Sleep Transistors Configuration on Performance Parameters

This paper represents an efficient bootstrapped analog to digital converter with augmented NMOS sleep transistors. The newly designed MOS-based bootstrapped circuit is implemented to provide controlled input supply for analog to digital converter to develop the enhancing capability of circuit. This...

Full description

Saved in:
Bibliographic Details
Published in:Circuits, systems, and signal processing systems, and signal processing, 2014-07, Vol.33 (7), p.2009-2025
Main Authors: Jain, Prateek, Akashe, Shyam
Format: Article
Language:English
Subjects:
Analog to digital converters
Bootstrap method
Circuits
Circuits and Systems
Delay
Electrical Engineering
Electronics and Microelectronics
Engineering
Instrumentation
Leakage
Reduction
Semiconductor devices
Signal,Image and Speech Processing
Sleep
Transistors
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper represents an efficient bootstrapped analog to digital converter with augmented NMOS sleep transistors. The newly designed MOS-based bootstrapped circuit is implemented to provide controlled input supply for analog to digital converter to develop the enhancing capability of circuit. This will reduce the effective leakage of the circuit. In the second stage, the NMOS sleep transistors are augmented as pull-up and pull-down transistors. Due to augmentation of transistors, controlled power supply ( V DD ) is obtained. Because of this, current driving capability in MOS transistors is improved and minimum sub-threshold leakage current is formed. Due to this, reduction of leakage power dissipation occurs much effectively. The whole simulation has been done at 45 nm (nanometer) technology. It is realized that the leakage power is reduced till 50 % approximately and delay performance is improved. It means that speed is improved using bootstrapped circuit with augmented sleep transistors NMOS. In this paper, different consecutive designs with Analog to Digital converter are represented.
ISSN:0278-081X
1531-5878
DOI:10.1007/s00034-013-9736-7