Modeling the impact of substrate depletion in FDSOI MOSFETs

•Substrate depletion in FDSOI transistor is studied for different ground planes.•BSIMIMG model is verified on both NMOS and PMOS FET.•Model shows excellent geometrical and temperature scaling.•Substrate depletion effect is modeled accurately using proposed model. In this work, we have modeled the im...

Full description

Saved in:
Bibliographic Details
Published in:Solid-state electronics 2015-02, Vol.104, p.6-11
Main Authors: Kushwaha, Pragya, Paydavosi, Navid, Khandelwal, Sourabh, Yadav, Chandan, Agarwal, Harshit, Duarte, Juan Pablo, Hu, Chenming, Chauhan, Yogesh Singh
Format: Article
Language:English
Subjects:
BSIM-IMG
Compact model
Depletion
Derivatives
Electronics
FDSOI
Metal oxide semiconductors
MOSFET
MOSFETs
Preserves
Semiconductor devices
State of the art
Substrate depletion
Transistors
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:•Substrate depletion in FDSOI transistor is studied for different ground planes.•BSIMIMG model is verified on both NMOS and PMOS FET.•Model shows excellent geometrical and temperature scaling.•Substrate depletion effect is modeled accurately using proposed model. In this work, we have modeled the impact of substrate depletion in fully-depleted silicon-on-insulator (FDSOI) transistor and have extensively verified the model for both NMOS and PMOS with geometrical and temperature scaling. The model has an accurate behavior for C–V and I–V characteristics and preserves the smooth behavior of the high order derivatives. Model validation is done at 50nm technology node with state of the art FDSOI transistors provided by Low-power Electronics Association and Project (LEAP) and excellent agreement with the experimental data is achieved after parameter extraction.
ISSN:0038-1101
1879-2405
DOI:10.1016/j.sse.2014.11.002