A 440-ps 64-bit adder in 1.5-V/0.18-μm partially depleted SOI technology

A 64-bit adder in 1.5-V/0.18- mu m partially depleted SOI technology, CMOS8S, and techniques to maintain performance are described. CMOS7S SOI, a 1.8-V/0.22- mu m partially depleted SOI technology, achieves a 28% speed increase over bulk CMOS7S, and CMOS8S SOI delivers an additional 21%. In a 660-MH...

Full description

Saved in:
Bibliographic Details
Published in:IEEE journal of solid-state circuits 2001-10, Vol.36 (10), p.1546-1552
Main Authors: Stasiak, D.L., Mounes-Toussi, F., Storino, S.N.
Format: Article
Language:English
Subjects:
Circuits
Depletion
Devices
Dynamics
Microprocessors
Noise
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:A 64-bit adder in 1.5-V/0.18- mu m partially depleted SOI technology, CMOS8S, and techniques to maintain performance are described. CMOS7S SOI, a 1.8-V/0.22- mu m partially depleted SOI technology, achieves a 28% speed increase over bulk CMOS7S, and CMOS8S SOI delivers an additional 21%. In a 660-MHz CMOS8S SOI processor, the adder compensates for floating body effects in SOI devices which cause history effects, bipolar currents, and lower noise margins on dynamic circuits
ISSN:0018-9200
DOI:10.1109/4.953483