Efficient Switching Activity Reduction Technique for Fault Tolerant Data Bus

In Deep-submicron (DSM) systems, the crosstalk effect on on-chip data buses and interconnects dictates the overall performance and reliability of the highly integrated systems. In many digital processors and SoC the reliable transfer of the information over the data bus is crucial for the proper ope...

Full description

Saved in:
Bibliographic Details
Published in:International journal of computer applications 2011-01, Vol.36 (12)
Main Authors: Sathish, A, Latha, M Madhavi, Kishore, K Lal
Format: Article
Language:English
Subjects:
Data buses
Delay
Distributed memory
Encoding
Fault tolerance
Fault tolerant
Reduction
Switching
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:In Deep-submicron (DSM) systems, the crosstalk effect on on-chip data buses and interconnects dictates the overall performance and reliability of the highly integrated systems. In many digital processors and SoC the reliable transfer of the information over the data bus is crucial for the proper operation of a particular system. Hence ECC techniques are used on data buses for reliable transfer of the information. Employing the ECC on data buses eventually increases the switching activity that affects the power consumption and delay of the system. Reducing the power dissipation of the VLSI chip is one of the major challenges in the DSM technology. One of the best techniques to reduce the transitions is to use encode and decoder along with the ECC on the data bus. Hence an efficient switching activity reduction technique is proposed for fault tolerant data bus which can reduce the overall transitions. The proposed encoding technique reduces the switching activity by 18% to 22.5%. Its efficiency is 8% to 15% more compare to others encoding techniques.
ISSN:0975-8887
0975-8887
DOI:10.5120/4546-6346