Analysis of Scheduling the Independent CCHBs for Partially Reconfigurable FPGA

The emerging reconfigurable computing reduces the need of computation exhaustive applications, which are always demanding more efficient computation hardware. The partially reconfigurable Field Programmable Gate Arrays (FPGA) are highly suitable for performance improvement. This paper discusses the...

Full description

Saved in:
Bibliographic Details
Published in:Indian journal of science and technology 2013-04, Vol.6 (4), p.4317-4317
Main Authors: Bharathi, N, Neelamegam, P
Format: Article
Language:English
Subjects:
Benchmarking
Blocking
Computation
Computational efficiency
Field programmable gate arrays
Hardware
Scheduling
Utilization
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 4317
container_issue 4
container_start_page 4317
container_title Indian journal of science and technology
container_volume 6
creator Bharathi, N
Neelamegam, P
description The emerging reconfigurable computing reduces the need of computation exhaustive applications, which are always demanding more efficient computation hardware. The partially reconfigurable Field Programmable Gate Arrays (FPGA) are highly suitable for performance improvement. This paper discusses the study of FPGA utilization when scheduling fixed size configurable computation hardware block (CCHB) by applying a heuristic. Based on the parameters (speedup, CCHB size etc.,) associated with the independent CCHBs, scheduling is performed and it is repeated for various sizes of FPGA. From the study of four applications from benchmark suite, it is observed that the device utilization is increased with size of CCHBs not greater than 0.5 times or not less than 0.85 times of the size of FPGA.
format article
fullrecord <record><control><sourceid>proquest</sourceid><recordid>TN_cdi_proquest_miscellaneous_1671509749</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>1671509749</sourcerecordid><originalsourceid>FETCH-LOGICAL-p103t-7a88db4818ac1bf46b21462bf2e2ad8dfaa3e4f78f8488db8dd8420074fea3e03</originalsourceid><addsrcrecordid>eNotjz9PwzAUxD2ARFX6HTyyRLIdN34dQ0T_SBVUUObqJX5ug4wTYmfotycV3HA3_E4n3R2biZXRWQG6eGCLGL_EpFyBMGLGXsuA_hrbyDvHP5oL2dG34czThfguWOppspB4VW2fI3fdwA84pBa9v_J3arrg2vM4YO2Jrw-b8pHdO_SRFv85Z5_rl2O1zfZvm11V7rNeijxlBgFsrUECNrJ2uqiV1IWqnSKFFqxDzEk7Aw70rQnWglZCGO1oIiKfs6e_3X7ofkaK6fTdxoa8x0DdGE-yMHJ5u73KfwF970wF</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>1671509749</pqid></control><display><type>article</type><title>Analysis of Scheduling the Independent CCHBs for Partially Reconfigurable FPGA</title><source>Freely Accessible Science Journals</source><creator>Bharathi, N ; Neelamegam, P</creator><creatorcontrib>Bharathi, N ; Neelamegam, P</creatorcontrib><description>The emerging reconfigurable computing reduces the need of computation exhaustive applications, which are always demanding more efficient computation hardware. The partially reconfigurable Field Programmable Gate Arrays (FPGA) are highly suitable for performance improvement. This paper discusses the study of FPGA utilization when scheduling fixed size configurable computation hardware block (CCHB) by applying a heuristic. Based on the parameters (speedup, CCHB size etc.,) associated with the independent CCHBs, scheduling is performed and it is repeated for various sizes of FPGA. From the study of four applications from benchmark suite, it is observed that the device utilization is increased with size of CCHBs not greater than 0.5 times or not less than 0.85 times of the size of FPGA.</description><identifier>ISSN: 0974-6846</identifier><language>eng</language><subject>Benchmarking ; Blocking ; Computation ; Computational efficiency ; Field programmable gate arrays ; Hardware ; Scheduling ; Utilization</subject><ispartof>Indian journal of science and technology, 2013-04, Vol.6 (4), p.4317-4317</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>314,780,784</link.rule.ids></links><search><creatorcontrib>Bharathi, N</creatorcontrib><creatorcontrib>Neelamegam, P</creatorcontrib><title>Analysis of Scheduling the Independent CCHBs for Partially Reconfigurable FPGA</title><title>Indian journal of science and technology</title><description>The emerging reconfigurable computing reduces the need of computation exhaustive applications, which are always demanding more efficient computation hardware. The partially reconfigurable Field Programmable Gate Arrays (FPGA) are highly suitable for performance improvement. This paper discusses the study of FPGA utilization when scheduling fixed size configurable computation hardware block (CCHB) by applying a heuristic. Based on the parameters (speedup, CCHB size etc.,) associated with the independent CCHBs, scheduling is performed and it is repeated for various sizes of FPGA. From the study of four applications from benchmark suite, it is observed that the device utilization is increased with size of CCHBs not greater than 0.5 times or not less than 0.85 times of the size of FPGA.</description><subject>Benchmarking</subject><subject>Blocking</subject><subject>Computation</subject><subject>Computational efficiency</subject><subject>Field programmable gate arrays</subject><subject>Hardware</subject><subject>Scheduling</subject><subject>Utilization</subject><issn>0974-6846</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2013</creationdate><recordtype>article</recordtype><recordid>eNotjz9PwzAUxD2ARFX6HTyyRLIdN34dQ0T_SBVUUObqJX5ug4wTYmfotycV3HA3_E4n3R2biZXRWQG6eGCLGL_EpFyBMGLGXsuA_hrbyDvHP5oL2dG34czThfguWOppspB4VW2fI3fdwA84pBa9v_J3arrg2vM4YO2Jrw-b8pHdO_SRFv85Z5_rl2O1zfZvm11V7rNeijxlBgFsrUECNrJ2uqiV1IWqnSKFFqxDzEk7Aw70rQnWglZCGO1oIiKfs6e_3X7ofkaK6fTdxoa8x0DdGE-yMHJ5u73KfwF970wF</recordid><startdate>20130401</startdate><enddate>20130401</enddate><creator>Bharathi, N</creator><creator>Neelamegam, P</creator><scope>8BQ</scope><scope>8FD</scope><scope>JG9</scope></search><sort><creationdate>20130401</creationdate><title>Analysis of Scheduling the Independent CCHBs for Partially Reconfigurable FPGA</title><author>Bharathi, N ; Neelamegam, P</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-p103t-7a88db4818ac1bf46b21462bf2e2ad8dfaa3e4f78f8488db8dd8420074fea3e03</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2013</creationdate><topic>Benchmarking</topic><topic>Blocking</topic><topic>Computation</topic><topic>Computational efficiency</topic><topic>Field programmable gate arrays</topic><topic>Hardware</topic><topic>Scheduling</topic><topic>Utilization</topic><toplevel>online_resources</toplevel><creatorcontrib>Bharathi, N</creatorcontrib><creatorcontrib>Neelamegam, P</creatorcontrib><collection>METADEX</collection><collection>Technology Research Database</collection><collection>Materials Research Database</collection><jtitle>Indian journal of science and technology</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Bharathi, N</au><au>Neelamegam, P</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Analysis of Scheduling the Independent CCHBs for Partially Reconfigurable FPGA</atitle><jtitle>Indian journal of science and technology</jtitle><date>2013-04-01</date><risdate>2013</risdate><volume>6</volume><issue>4</issue><spage>4317</spage><epage>4317</epage><pages>4317-4317</pages><issn>0974-6846</issn><abstract>The emerging reconfigurable computing reduces the need of computation exhaustive applications, which are always demanding more efficient computation hardware. The partially reconfigurable Field Programmable Gate Arrays (FPGA) are highly suitable for performance improvement. This paper discusses the study of FPGA utilization when scheduling fixed size configurable computation hardware block (CCHB) by applying a heuristic. Based on the parameters (speedup, CCHB size etc.,) associated with the independent CCHBs, scheduling is performed and it is repeated for various sizes of FPGA. From the study of four applications from benchmark suite, it is observed that the device utilization is increased with size of CCHBs not greater than 0.5 times or not less than 0.85 times of the size of FPGA.</abstract><tpages>1</tpages></addata></record>
fulltext fulltext
identifier ISSN: 0974-6846
ispartof Indian journal of science and technology, 2013-04, Vol.6 (4), p.4317-4317
issn 0974-6846
language eng
recordid cdi_proquest_miscellaneous_1671509749
source Freely Accessible Science Journals
subjects Benchmarking
Blocking
Computation
Computational efficiency
Field programmable gate arrays
Hardware
Scheduling
Utilization
title Analysis of Scheduling the Independent CCHBs for Partially Reconfigurable FPGA
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-29T11%3A27%3A09IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Analysis%20of%20Scheduling%20the%20Independent%20CCHBs%20for%20Partially%20Reconfigurable%20FPGA&rft.jtitle=Indian%20journal%20of%20science%20and%20technology&rft.au=Bharathi,%20N&rft.date=2013-04-01&rft.volume=6&rft.issue=4&rft.spage=4317&rft.epage=4317&rft.pages=4317-4317&rft.issn=0974-6846&rft_id=info:doi/&rft_dat=%3Cproquest%3E1671509749%3C/proquest%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-p103t-7a88db4818ac1bf46b21462bf2e2ad8dfaa3e4f78f8488db8dd8420074fea3e03%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=1671509749&rft_id=info:pmid/&rfr_iscdi=true