A 10-Gb/s receiver with series equalizer and on-chip ISI monitor in 0.11-μm CMOS

• Published in: IEEE journal of solid-state circuits 2005-04, Vol.40 (4), p.986-993
• Main Authors: TOMITA, Yasumoto, KIBUNE, Masaya, OGAWA, Junji, WALKER, William W, TAMURA, Hirotaka, KURODA, Tadahiro
• Format: Article
• Language: English
• Subjects: Applied sciences; Channels; CMOS; Design. Technologies. Operation analysis. Testing; Dielectric, amorphous and glass solid devices; Electronic equipment and fabrication. Passive components, printed wiring boards, connectics; Electronics; Equalizers; Exact sciences and technology; Inductors; Integrated circuits; Magnetic devices; Monitors; Noise levels; Power consumption; Receivers; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
• ISSN: 0018-9200; 1558-173X
• DOI: 10.1109/JSSC.2005.845563

A 10-Gb/s receiver is presented that consists of an equalizer, an intersymbol interference (ISI) monitor, and a clock and data recovery (CDR) unit. The equalizer uses the Cherry-Hooper topology to achieve high-bandwidth with small area and low power consumption, without using on-chip inductors. The ISI monitor measures the channel response including the wire and the equalizer on the fly by calculating the correlation between the error in the input signal and the past decision data. A switched capacitor correlator enables a compact and low power implementation of the ISI monitor. The receiver test chip was fabricated by using a standard 0.11- mu m CMOS technology. The receiver active area is 0.8 mm super(2) and it consumes 133 mW with a 1.2-V power supply. The equalizer compensates for high-frequency losses ranging from 0 dB to 20 dB with a bit error rate of less than 10 super(-12). The areas and power consumptions are 47 mu m 85 mu m and 13.2 mW for the equalizer, and 145 mu m 80 mu m and 10 mW for the ISI monitor.