A low phase noise and low spur PLL frequency synthesizer for GNSS receivers

• Published in: Journal of semiconductors 2014, Vol.35 (1), p.96-103
• Main Author: 李森 江金光 周细凤 刘江华
• Format: Article
• Language: English
• Subjects: CMOS; CMOS工艺; Delay; Frequency synthesizers; GNSS; GNSS接收机; Metal oxide semiconductors; Noise; Receivers; Semiconductors; 低相位噪声; 全球导航卫星系统; 控制信号; 杂散; 锁相环频率合成器; 频率检测器
• ISSN: 1674-4926
• DOI: 10.1088/1674-4926/35/1/015004

A low phase noise and low spur phase locked loop （PLL） frequency synthesizer for use in global navigation satellite system （GNSS） receivers is proposed. To get a low spur, the symmetrical structure of the phase frequency detector （PFD） produces four control signals, which can reach the charge pump （CP） simultaneously, and an improved CP is realized to minimize the charge sharing and the charge injection and make the current matched. Additionally, the delay is controllable owing to the programmable PFD, so the dead zone of the CP can be eliminated. The output frequency of the VCO can be adjusted continuously and precisely by using a programmable LC-TANK. The phase noise of the VCO is lowered by using appropriate MOS sizes. The proposed PLL frequency synthesizer is fabricated in a 0.18 μm mixed-signal CMOS process. The measured phase noise at 1 MHz offset from the center frequency is -127.65 dBc/Hz and the reference spur is -73.58 dBc.