Loading…
The study of Shallow Trench Isolation gap-fill for 28nm node and beyond
In this paper, a conception of Dep-Etch-Dep was proposed to extend the gap-fill capability of High Aspect Ratio Process (HARP) for Shallow Trench Isolation (STI) at 28nm node. Silicon oxide liner deposited by Atom Layer Deposition (ALD), which has no loading effect, can enlarge the process window. A...
Saved in:
Main Authors: | , , , , , , , , , , , , |
---|---|
Format: | Conference Proceeding |
Language: | English |
Subjects: | |
Online Access: | Request full text |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
cited_by | |
---|---|
cites | |
container_end_page | 3 |
container_issue | |
container_start_page | 1 |
container_title | |
container_volume | |
creator | Bao, Yu Zhou, Xiaoqiang Sang, Ningbo Lei, Tong Shi, Gang Yi, Hailan Zhong, Bin Zhou, Jun Li, Fang Ding, Yi Li, Runling Zhou, Haifeng Fang, Jingxun |
description | In this paper, a conception of Dep-Etch-Dep was proposed to extend the gap-fill capability of High Aspect Ratio Process (HARP) for Shallow Trench Isolation (STI) at 28nm node. Silicon oxide liner deposited by Atom Layer Deposition (ALD), which has no loading effect, can enlarge the process window. After the deposition of silicon oxide liner, an available multi-cycles SiCoNi dry etch process was applied to trim off the silicon oxide near the entrance, and got prefect V shape recess structure. Then, the STI was filled up with silicon oxide by HARP, and the seam was repaired during steam anneal. The TEM images showed good gap-fill performance using ALD-SiCoNi-HARP (ASH) approach. |
doi_str_mv | 10.1109/CSTIC.2015.7153405 |
format | conference_proceeding |
fullrecord | <record><control><sourceid>proquest_CHZPO</sourceid><recordid>TN_cdi_proquest_miscellaneous_1744693056</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>7153405</ieee_id><sourcerecordid>1744693056</sourcerecordid><originalsourceid>FETCH-LOGICAL-i123t-5c294abaa0bb5c363748a025a39d33a67bf64969ffa2d95bef748b27ecb530353</originalsourceid><addsrcrecordid>eNpN0DFPwzAUBGCDQKKU_gFYPLKk2H52HI8oglKpEkODxBY9JzYNcuMSp0L991RqB6a74dMNR8g9Z3POmXkq19WynAvG1VxzBZKpC3LLpTZGC8k_L8lEcFVkQhh99a_fkFlK34wx4FoXwCdkUW0cTeO-PdDo6XqDIcRfWg2ubzZ0mWLAsYs9_cJd5rsQqI8DFUW_pX1sHcW-pdYdYt_ekWuPIbnZOafk4_WlKt-y1ftiWT6vso4LGDPVCCPRIjJrVQM5aFkgEwrBtACYa-tzaXLjPYrWKOv8EVihXWMVMFAwJY-n3d0Qf_YujfW2S40LAXsX96nmWsrcAFP5kT6caOecq3dDt8XhUJ_vgj9471sV</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype><pqid>1744693056</pqid></control><display><type>conference_proceeding</type><title>The study of Shallow Trench Isolation gap-fill for 28nm node and beyond</title><source>IEEE Xplore All Conference Series</source><creator>Bao, Yu ; Zhou, Xiaoqiang ; Sang, Ningbo ; Lei, Tong ; Shi, Gang ; Yi, Hailan ; Zhong, Bin ; Zhou, Jun ; Li, Fang ; Ding, Yi ; Li, Runling ; Zhou, Haifeng ; Fang, Jingxun</creator><creatorcontrib>Bao, Yu ; Zhou, Xiaoqiang ; Sang, Ningbo ; Lei, Tong ; Shi, Gang ; Yi, Hailan ; Zhong, Bin ; Zhou, Jun ; Li, Fang ; Ding, Yi ; Li, Runling ; Zhou, Haifeng ; Fang, Jingxun</creatorcontrib><description>In this paper, a conception of Dep-Etch-Dep was proposed to extend the gap-fill capability of High Aspect Ratio Process (HARP) for Shallow Trench Isolation (STI) at 28nm node. Silicon oxide liner deposited by Atom Layer Deposition (ALD), which has no loading effect, can enlarge the process window. After the deposition of silicon oxide liner, an available multi-cycles SiCoNi dry etch process was applied to trim off the silicon oxide near the entrance, and got prefect V shape recess structure. Then, the STI was filled up with silicon oxide by HARP, and the seam was repaired during steam anneal. The TEM images showed good gap-fill performance using ALD-SiCoNi-HARP (ASH) approach.</description><identifier>ISSN: 2158-2297</identifier><identifier>EISSN: 2158-2297</identifier><identifier>EISBN: 147997241X</identifier><identifier>EISBN: 9781479972418</identifier><identifier>DOI: 10.1109/CSTIC.2015.7153405</identifier><language>eng</language><publisher>IEEE</publisher><subject>Annealing ; Ash ; Deposition ; Etching ; Expansion ; Liners ; Loading ; Semiconductors ; Shape ; Silicon ; Silicon oxides ; Solids ; Trenches</subject><ispartof>2015 China Semiconductor Technology International Conference, 2015, p.1-3</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/7153405$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,314,776,780,785,786,23910,23911,25119,27903,27904,54533,54910</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/7153405$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Bao, Yu</creatorcontrib><creatorcontrib>Zhou, Xiaoqiang</creatorcontrib><creatorcontrib>Sang, Ningbo</creatorcontrib><creatorcontrib>Lei, Tong</creatorcontrib><creatorcontrib>Shi, Gang</creatorcontrib><creatorcontrib>Yi, Hailan</creatorcontrib><creatorcontrib>Zhong, Bin</creatorcontrib><creatorcontrib>Zhou, Jun</creatorcontrib><creatorcontrib>Li, Fang</creatorcontrib><creatorcontrib>Ding, Yi</creatorcontrib><creatorcontrib>Li, Runling</creatorcontrib><creatorcontrib>Zhou, Haifeng</creatorcontrib><creatorcontrib>Fang, Jingxun</creatorcontrib><title>The study of Shallow Trench Isolation gap-fill for 28nm node and beyond</title><title>2015 China Semiconductor Technology International Conference</title><addtitle>CSTIC</addtitle><description>In this paper, a conception of Dep-Etch-Dep was proposed to extend the gap-fill capability of High Aspect Ratio Process (HARP) for Shallow Trench Isolation (STI) at 28nm node. Silicon oxide liner deposited by Atom Layer Deposition (ALD), which has no loading effect, can enlarge the process window. After the deposition of silicon oxide liner, an available multi-cycles SiCoNi dry etch process was applied to trim off the silicon oxide near the entrance, and got prefect V shape recess structure. Then, the STI was filled up with silicon oxide by HARP, and the seam was repaired during steam anneal. The TEM images showed good gap-fill performance using ALD-SiCoNi-HARP (ASH) approach.</description><subject>Annealing</subject><subject>Ash</subject><subject>Deposition</subject><subject>Etching</subject><subject>Expansion</subject><subject>Liners</subject><subject>Loading</subject><subject>Semiconductors</subject><subject>Shape</subject><subject>Silicon</subject><subject>Silicon oxides</subject><subject>Solids</subject><subject>Trenches</subject><issn>2158-2297</issn><issn>2158-2297</issn><isbn>147997241X</isbn><isbn>9781479972418</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2015</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNpN0DFPwzAUBGCDQKKU_gFYPLKk2H52HI8oglKpEkODxBY9JzYNcuMSp0L991RqB6a74dMNR8g9Z3POmXkq19WynAvG1VxzBZKpC3LLpTZGC8k_L8lEcFVkQhh99a_fkFlK34wx4FoXwCdkUW0cTeO-PdDo6XqDIcRfWg2ubzZ0mWLAsYs9_cJd5rsQqI8DFUW_pX1sHcW-pdYdYt_ekWuPIbnZOafk4_WlKt-y1ftiWT6vso4LGDPVCCPRIjJrVQM5aFkgEwrBtACYa-tzaXLjPYrWKOv8EVihXWMVMFAwJY-n3d0Qf_YujfW2S40LAXsX96nmWsrcAFP5kT6caOecq3dDt8XhUJ_vgj9471sV</recordid><startdate>20150301</startdate><enddate>20150301</enddate><creator>Bao, Yu</creator><creator>Zhou, Xiaoqiang</creator><creator>Sang, Ningbo</creator><creator>Lei, Tong</creator><creator>Shi, Gang</creator><creator>Yi, Hailan</creator><creator>Zhong, Bin</creator><creator>Zhou, Jun</creator><creator>Li, Fang</creator><creator>Ding, Yi</creator><creator>Li, Runling</creator><creator>Zhou, Haifeng</creator><creator>Fang, Jingxun</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope><scope>7SP</scope><scope>7U5</scope><scope>8FD</scope><scope>L7M</scope></search><sort><creationdate>20150301</creationdate><title>The study of Shallow Trench Isolation gap-fill for 28nm node and beyond</title><author>Bao, Yu ; Zhou, Xiaoqiang ; Sang, Ningbo ; Lei, Tong ; Shi, Gang ; Yi, Hailan ; Zhong, Bin ; Zhou, Jun ; Li, Fang ; Ding, Yi ; Li, Runling ; Zhou, Haifeng ; Fang, Jingxun</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i123t-5c294abaa0bb5c363748a025a39d33a67bf64969ffa2d95bef748b27ecb530353</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2015</creationdate><topic>Annealing</topic><topic>Ash</topic><topic>Deposition</topic><topic>Etching</topic><topic>Expansion</topic><topic>Liners</topic><topic>Loading</topic><topic>Semiconductors</topic><topic>Shape</topic><topic>Silicon</topic><topic>Silicon oxides</topic><topic>Solids</topic><topic>Trenches</topic><toplevel>online_resources</toplevel><creatorcontrib>Bao, Yu</creatorcontrib><creatorcontrib>Zhou, Xiaoqiang</creatorcontrib><creatorcontrib>Sang, Ningbo</creatorcontrib><creatorcontrib>Lei, Tong</creatorcontrib><creatorcontrib>Shi, Gang</creatorcontrib><creatorcontrib>Yi, Hailan</creatorcontrib><creatorcontrib>Zhong, Bin</creatorcontrib><creatorcontrib>Zhou, Jun</creatorcontrib><creatorcontrib>Li, Fang</creatorcontrib><creatorcontrib>Ding, Yi</creatorcontrib><creatorcontrib>Li, Runling</creatorcontrib><creatorcontrib>Zhou, Haifeng</creatorcontrib><creatorcontrib>Fang, Jingxun</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Xplore</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection><collection>Electronics & Communications Abstracts</collection><collection>Solid State and Superconductivity Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Bao, Yu</au><au>Zhou, Xiaoqiang</au><au>Sang, Ningbo</au><au>Lei, Tong</au><au>Shi, Gang</au><au>Yi, Hailan</au><au>Zhong, Bin</au><au>Zhou, Jun</au><au>Li, Fang</au><au>Ding, Yi</au><au>Li, Runling</au><au>Zhou, Haifeng</au><au>Fang, Jingxun</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>The study of Shallow Trench Isolation gap-fill for 28nm node and beyond</atitle><btitle>2015 China Semiconductor Technology International Conference</btitle><stitle>CSTIC</stitle><date>2015-03-01</date><risdate>2015</risdate><spage>1</spage><epage>3</epage><pages>1-3</pages><issn>2158-2297</issn><eissn>2158-2297</eissn><eisbn>147997241X</eisbn><eisbn>9781479972418</eisbn><abstract>In this paper, a conception of Dep-Etch-Dep was proposed to extend the gap-fill capability of High Aspect Ratio Process (HARP) for Shallow Trench Isolation (STI) at 28nm node. Silicon oxide liner deposited by Atom Layer Deposition (ALD), which has no loading effect, can enlarge the process window. After the deposition of silicon oxide liner, an available multi-cycles SiCoNi dry etch process was applied to trim off the silicon oxide near the entrance, and got prefect V shape recess structure. Then, the STI was filled up with silicon oxide by HARP, and the seam was repaired during steam anneal. The TEM images showed good gap-fill performance using ALD-SiCoNi-HARP (ASH) approach.</abstract><pub>IEEE</pub><doi>10.1109/CSTIC.2015.7153405</doi><tpages>3</tpages></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | ISSN: 2158-2297 |
ispartof | 2015 China Semiconductor Technology International Conference, 2015, p.1-3 |
issn | 2158-2297 2158-2297 |
language | eng |
recordid | cdi_proquest_miscellaneous_1744693056 |
source | IEEE Xplore All Conference Series |
subjects | Annealing Ash Deposition Etching Expansion Liners Loading Semiconductors Shape Silicon Silicon oxides Solids Trenches |
title | The study of Shallow Trench Isolation gap-fill for 28nm node and beyond |
url | http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-25T01%3A52%3A54IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=The%20study%20of%20Shallow%20Trench%20Isolation%20gap-fill%20for%2028nm%20node%20and%20beyond&rft.btitle=2015%20China%20Semiconductor%20Technology%20International%20Conference&rft.au=Bao,%20Yu&rft.date=2015-03-01&rft.spage=1&rft.epage=3&rft.pages=1-3&rft.issn=2158-2297&rft.eissn=2158-2297&rft_id=info:doi/10.1109/CSTIC.2015.7153405&rft.eisbn=147997241X&rft.eisbn_list=9781479972418&rft_dat=%3Cproquest_CHZPO%3E1744693056%3C/proquest_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i123t-5c294abaa0bb5c363748a025a39d33a67bf64969ffa2d95bef748b27ecb530353%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=1744693056&rft_id=info:pmid/&rft_ieee_id=7153405&rfr_iscdi=true |