Hardware/software co-design of power level difference based noise cancellation

In this paper, the Power Level Difference (PLD)-based noise cancelling algorithm is implemented in a Xilinx FPGA SoC using hardware/software co-design methodology. Thanks to the hardware/software co-design, the complex control part of the algorithm can be fast deployed in software meanwhile the comp...

Full description

Saved in:
Bibliographic Details
Main Authors: Phu Ha, Van, Nguyen, Duc Minh, Dang, Quang Hieu
Format: Conference Proceeding
Language:English
Subjects:
Algorithms
Co-design
Computer programs
Conferences
Electric power generation
FPGA
Hardware
Hardware/Software Co-Design
Microphones
Noise
Noise cancellation
Partitioning algorithms
Software
Software algorithms
Speech
Verilog
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 621
container_issue
container_start_page 616
container_title
container_volume
creator Phu Ha, Van
Nguyen, Duc Minh
Dang, Quang Hieu
description In this paper, the Power Level Difference (PLD)-based noise cancelling algorithm is implemented in a Xilinx FPGA SoC using hardware/software co-design methodology. Thanks to the hardware/software co-design, the complex control part of the algorithm can be fast deployed in software meanwhile the computational part is effectively implemented in hardware. Therefore, the system can not only process the real-time input data but also consumes few hardware resource.
doi_str_mv 10.1109/ATC.2015.7388404
format conference_proceeding
fullrecord <record><control><sourceid>proquest_CHZPO</sourceid><recordid>TN_cdi_proquest_miscellaneous_1786211437</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>7388404</ieee_id><sourcerecordid>1786211437</sourcerecordid><originalsourceid>FETCH-LOGICAL-i1654-58d493bbea0b60e028754871e9ad66cc53b96c3a517d92acb99ad32565cffb4e3</originalsourceid><addsrcrecordid>eNo9kDtPwzAQgM1LopTuSCweWdL67XisKqBIFSxljhz7jIzSuMQpFf-eQAu33OP7dDodQjeUTCklZjZfL6aMUDnVvCwFESdoYnRJhRp6roU8RSNGFSso4eYMXf0BJs7_ASOXaJLzOxlCC8KJHqHnpe383nYwyyn0PwV2qfCQ41uLU8DbtIcON_AJDfYxBOigdYBrm8HjNsU8-HaYNI3tY2qv0UWwTYbJMY_R68P9erEsVi-PT4v5qohUSVHI0gvD6xosqRUBwkotRakpGOuVck7y2ijHraTaG2ZdbQbAmVTShVAL4GN0d9i77dLHDnJfbWL-vaKFtMsV1aVilAquB_X2oEYAqLZd3Njuqzp-kX8DJblg_w</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype><pqid>1786211437</pqid></control><display><type>conference_proceeding</type><title>Hardware/software co-design of power level difference based noise cancellation</title><source>IEEE Xplore All Conference Series</source><creator>Phu Ha, Van ; Nguyen, Duc Minh ; Dang, Quang Hieu</creator><creatorcontrib>Phu Ha, Van ; Nguyen, Duc Minh ; Dang, Quang Hieu</creatorcontrib><description>In this paper, the Power Level Difference (PLD)-based noise cancelling algorithm is implemented in a Xilinx FPGA SoC using hardware/software co-design methodology. Thanks to the hardware/software co-design, the complex control part of the algorithm can be fast deployed in software meanwhile the computational part is effectively implemented in hardware. Therefore, the system can not only process the real-time input data but also consumes few hardware resource.</description><identifier>ISSN: 2162-1020</identifier><identifier>ISBN: 1467383724</identifier><identifier>ISBN: 9781467383721</identifier><identifier>EISSN: 2162-1039</identifier><identifier>EISBN: 9781467383745</identifier><identifier>EISBN: 1467383740</identifier><identifier>DOI: 10.1109/ATC.2015.7388404</identifier><language>eng</language><publisher>IEEE</publisher><subject>Algorithms ; Co-design ; Computer programs ; Conferences ; Electric power generation ; FPGA ; Hardware ; Hardware/Software Co-Design ; Microphones ; Noise ; Noise cancellation ; Partitioning algorithms ; Software ; Software algorithms ; Speech ; Verilog</subject><ispartof>2015 International Conference on Advanced Technologies for Communications (ATC), 2015, p.616-621</ispartof><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/7388404$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,314,780,784,789,790,27924,27925,54555,54932</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/7388404$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Phu Ha, Van</creatorcontrib><creatorcontrib>Nguyen, Duc Minh</creatorcontrib><creatorcontrib>Dang, Quang Hieu</creatorcontrib><title>Hardware/software co-design of power level difference based noise cancellation</title><title>2015 International Conference on Advanced Technologies for Communications (ATC)</title><addtitle>ATC</addtitle><description>In this paper, the Power Level Difference (PLD)-based noise cancelling algorithm is implemented in a Xilinx FPGA SoC using hardware/software co-design methodology. Thanks to the hardware/software co-design, the complex control part of the algorithm can be fast deployed in software meanwhile the computational part is effectively implemented in hardware. Therefore, the system can not only process the real-time input data but also consumes few hardware resource.</description><subject>Algorithms</subject><subject>Co-design</subject><subject>Computer programs</subject><subject>Conferences</subject><subject>Electric power generation</subject><subject>FPGA</subject><subject>Hardware</subject><subject>Hardware/Software Co-Design</subject><subject>Microphones</subject><subject>Noise</subject><subject>Noise cancellation</subject><subject>Partitioning algorithms</subject><subject>Software</subject><subject>Software algorithms</subject><subject>Speech</subject><subject>Verilog</subject><issn>2162-1020</issn><issn>2162-1039</issn><isbn>1467383724</isbn><isbn>9781467383721</isbn><isbn>9781467383745</isbn><isbn>1467383740</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2015</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNo9kDtPwzAQgM1LopTuSCweWdL67XisKqBIFSxljhz7jIzSuMQpFf-eQAu33OP7dDodQjeUTCklZjZfL6aMUDnVvCwFESdoYnRJhRp6roU8RSNGFSso4eYMXf0BJs7_ASOXaJLzOxlCC8KJHqHnpe383nYwyyn0PwV2qfCQ41uLU8DbtIcON_AJDfYxBOigdYBrm8HjNsU8-HaYNI3tY2qv0UWwTYbJMY_R68P9erEsVi-PT4v5qohUSVHI0gvD6xosqRUBwkotRakpGOuVck7y2ijHraTaG2ZdbQbAmVTShVAL4GN0d9i77dLHDnJfbWL-vaKFtMsV1aVilAquB_X2oEYAqLZd3Njuqzp-kX8DJblg_w</recordid><startdate>20151001</startdate><enddate>20151001</enddate><creator>Phu Ha, Van</creator><creator>Nguyen, Duc Minh</creator><creator>Dang, Quang Hieu</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope><scope>7SC</scope><scope>7SP</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope></search><sort><creationdate>20151001</creationdate><title>Hardware/software co-design of power level difference based noise cancellation</title><author>Phu Ha, Van ; Nguyen, Duc Minh ; Dang, Quang Hieu</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i1654-58d493bbea0b60e028754871e9ad66cc53b96c3a517d92acb99ad32565cffb4e3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2015</creationdate><topic>Algorithms</topic><topic>Co-design</topic><topic>Computer programs</topic><topic>Conferences</topic><topic>Electric power generation</topic><topic>FPGA</topic><topic>Hardware</topic><topic>Hardware/Software Co-Design</topic><topic>Microphones</topic><topic>Noise</topic><topic>Noise cancellation</topic><topic>Partitioning algorithms</topic><topic>Software</topic><topic>Software algorithms</topic><topic>Speech</topic><topic>Verilog</topic><toplevel>online_resources</toplevel><creatorcontrib>Phu Ha, Van</creatorcontrib><creatorcontrib>Nguyen, Duc Minh</creatorcontrib><creatorcontrib>Dang, Quang Hieu</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE/IET Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection><collection>Computer and Information Systems Abstracts</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts – Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Phu Ha, Van</au><au>Nguyen, Duc Minh</au><au>Dang, Quang Hieu</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Hardware/software co-design of power level difference based noise cancellation</atitle><btitle>2015 International Conference on Advanced Technologies for Communications (ATC)</btitle><stitle>ATC</stitle><date>2015-10-01</date><risdate>2015</risdate><spage>616</spage><epage>621</epage><pages>616-621</pages><issn>2162-1020</issn><eissn>2162-1039</eissn><isbn>1467383724</isbn><isbn>9781467383721</isbn><eisbn>9781467383745</eisbn><eisbn>1467383740</eisbn><abstract>In this paper, the Power Level Difference (PLD)-based noise cancelling algorithm is implemented in a Xilinx FPGA SoC using hardware/software co-design methodology. Thanks to the hardware/software co-design, the complex control part of the algorithm can be fast deployed in software meanwhile the computational part is effectively implemented in hardware. Therefore, the system can not only process the real-time input data but also consumes few hardware resource.</abstract><pub>IEEE</pub><doi>10.1109/ATC.2015.7388404</doi><tpages>6</tpages><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 2162-1020
ispartof 2015 International Conference on Advanced Technologies for Communications (ATC), 2015, p.616-621
issn 2162-1020
2162-1039
language eng
recordid cdi_proquest_miscellaneous_1786211437
source IEEE Xplore All Conference Series
subjects Algorithms
Co-design
Computer programs
Conferences
Electric power generation
FPGA
Hardware
Hardware/Software Co-Design
Microphones
Noise
Noise cancellation
Partitioning algorithms
Software
Software algorithms
Speech
Verilog
title Hardware/software co-design of power level difference based noise cancellation
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-26T04%3A31%3A27IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Hardware/software%20co-design%20of%20power%20level%20difference%20based%20noise%20cancellation&rft.btitle=2015%20International%20Conference%20on%20Advanced%20Technologies%20for%20Communications%20(ATC)&rft.au=Phu%20Ha,%20Van&rft.date=2015-10-01&rft.spage=616&rft.epage=621&rft.pages=616-621&rft.issn=2162-1020&rft.eissn=2162-1039&rft.isbn=1467383724&rft.isbn_list=9781467383721&rft_id=info:doi/10.1109/ATC.2015.7388404&rft.eisbn=9781467383745&rft.eisbn_list=1467383740&rft_dat=%3Cproquest_CHZPO%3E1786211437%3C/proquest_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i1654-58d493bbea0b60e028754871e9ad66cc53b96c3a517d92acb99ad32565cffb4e3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=1786211437&rft_id=info:pmid/&rft_ieee_id=7388404&rfr_iscdi=true