A reconfigurable two-stage cyclic ADC for low-power applications in 3.3 V 0.35 mu m CMOS

• Published in: International journal of electronics 2016-12, Vol.103 (12), p.1998-2012
• Main Authors: Diaz-Madrid, Jose Angel, Domenech-Asensi, Gines, Oberst, Matthias
• Format: Article
• Language: English
• Subjects: Circuits; CMOS; Linearity; Metal oxide semiconductors; Pipelines; Power consumption; Sampling; Semiconductors
• ISSN: 0020-7217; 1362-3060
• DOI: 10.1080/00207217.2016.1175032

This article presents a reconfigurable pipeline analog-to-digital converter (ADC) using a two-stage cyclic configuration. The ADC consists of two stages with 1.5 effective bit resolution, two reference circuits for voltage and current biasing, and a clock generator and timing circuit. Throughout the development of this ADC, several techniques were combined for reducing the power consumption as well as for preserving the converter linearity. To reduce the power consumption, the circuit has a single operational trans-conductance amplifier shared by both pipeline stages. To keep conversion linearity, circuits such as the bootstrapped complementary metal-oxide semiconductor (CMOS) transmission gates and a robust comparator topology were implemented. The circuit can be configured to perform conversion between 7 and 15 bit resolutions, and it works with the master clock frequency in the range of 1 kHz to 40 MHz. The circuit has been prototyped in a 3.3 V 0.35 mu m CMOS process and consumes 14.1 mW at 40 MHz and 8 MSample/s sampling rate. With this resolution and sampling rate, it achieves 60.1 dB SNR, 56.57 dB SINAD and 9.1 bit ENOB at 0.666 MHz input frequency and 53.6 dB SNR, 52.4 dB SINAD and 8.6 bit ENOB at 3.85 MHz input frequency. The technological FOM obtained was 13.2 A s/m super(2).