Design and implementation of a distributed railway signalling simulator

The Distributed Railway Signalling System (DRSS) is a new signalling system, in which all devices including trains, switch point and signals, as well as position checking, interact and exchange information based on some logic constraint relations. These devices operate independently to ensure train...

Full description

Saved in:
Bibliographic Details
Main Authors: HEI, X, MA, W, WANG, L, OUYANG, N
Format: Conference Proceeding
Language:English
Subjects:
Applied sciences
Computer science
control theory
systems
Computer simulation
Computer systems and distributed systems. User interface
Exact sciences and technology
Feasibility studies
Ground, air and sea transportation, marine construction
Petri nets
Railroad signaling equipment
Railroads
Railway transportation and traffic
Signalling systems
Software
Timetables
Trains
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:The Distributed Railway Signalling System (DRSS) is a new signalling system, in which all devices including trains, switch point and signals, as well as position checking, interact and exchange information based on some logic constraint relations. These devices operate independently to ensure train safety. Based on this idea, we have presented the concept of modelling these device actions with G-nets (an Object-oriented Petri Net tool) in Comprail 2006. In this paper, a simulation system that we developed is introduced in order to conduct experiments on DRSS and verify its feasibility. The simulator is based on the concept of DRSS and includes mainly six classes and their functionality modules: station layout automatic generation, train operation, position checking, switch point and signal. In addition, the instance generation of all classes and timetable design are considered in the simulator. It is possible to verify and simulate almost all functions with this simulator, such as train protection, route process, interlocking logic verification and terminal device procedure, etc.
ISSN:1746-4498
1743-3509
DOI:10.2495/CR100081