A high-speed 8 x 8-bit CMOS parallel array processor

The authors present an architecture for an 8-b x 8-b real-time parallel array processor that can be used for high-speed digital signal processing applications. The processor generates 18-b outputs from a stream of 8-b input data and a set of 8-b predetermined coefficients. The processor has been des...

Full description

Saved in:
Bibliographic Details
Published in:IEEE Southeastcon '92, 1992 1992, 1992-01, Vol.ol. 2, p.828
Main Authors: Lee, Kwang-Keun, Deshmukh, R G
Format: Article
Language:English
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page
container_issue
container_start_page 828
container_title IEEE Southeastcon '92, 1992
container_volume ol. 2
creator Lee, Kwang-Keun
Deshmukh, R G
description The authors present an architecture for an 8-b x 8-b real-time parallel array processor that can be used for high-speed digital signal processing applications. The processor generates 18-b outputs from a stream of 8-b input data and a set of 8-b predetermined coefficients. The processor has been designed in 1.5- mu m CMOS technology, analyzed for its timing, and functionally simulated by a hardware description language and a schematic simulator. The processor includes a pipelined array of multiplier-accumulators which provides parallel operation to the processor. The processor does not use parallel operation for an input rate lower than 28.5 Msamples/s, but the degree of parallelism was increased up to three for an input rate higher than 57.0 Msamples/s. This increase of the degree of parallelism resulted in a maximum throughput of 60.2 Msamples/s.
format article
fullrecord <record><control><sourceid>proquest</sourceid><recordid>TN_cdi_proquest_miscellaneous_23865971</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>23865971</sourcerecordid><originalsourceid>FETCH-proquest_miscellaneous_238659713</originalsourceid><addsrcrecordid>eNpjZuAyMLcwMDYwsTQx4mDgLS7OMgACU1MLC3MjTgYTR4WMzPQM3eKC1NQUBQuFCgUL3aTMEgVnX_9ghYLEosScnNQchcSiosRKhYKi_OTU4uL8Ih4G1rTEnOJUXijNzaDm5hri7KELVFFYmlpcEp-bWZycmpOTmJeaX1ocb2RsYWZqaW5oTLRCABmrNpQ</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>23865971</pqid></control><display><type>article</type><title>A high-speed 8 x 8-bit CMOS parallel array processor</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Lee, Kwang-Keun ; Deshmukh, R G</creator><creatorcontrib>Lee, Kwang-Keun ; Deshmukh, R G</creatorcontrib><description>The authors present an architecture for an 8-b x 8-b real-time parallel array processor that can be used for high-speed digital signal processing applications. The processor generates 18-b outputs from a stream of 8-b input data and a set of 8-b predetermined coefficients. The processor has been designed in 1.5- mu m CMOS technology, analyzed for its timing, and functionally simulated by a hardware description language and a schematic simulator. The processor includes a pipelined array of multiplier-accumulators which provides parallel operation to the processor. The processor does not use parallel operation for an input rate lower than 28.5 Msamples/s, but the degree of parallelism was increased up to three for an input rate higher than 57.0 Msamples/s. This increase of the degree of parallelism resulted in a maximum throughput of 60.2 Msamples/s.</description><identifier>ISBN: 0780304942</identifier><identifier>ISBN: 9780780304949</identifier><language>eng</language><ispartof>IEEE Southeastcon '92, 1992, 1992-01, Vol.ol. 2, p.828</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>314,776,780</link.rule.ids></links><search><creatorcontrib>Lee, Kwang-Keun</creatorcontrib><creatorcontrib>Deshmukh, R G</creatorcontrib><title>A high-speed 8 x 8-bit CMOS parallel array processor</title><title>IEEE Southeastcon '92, 1992</title><description>The authors present an architecture for an 8-b x 8-b real-time parallel array processor that can be used for high-speed digital signal processing applications. The processor generates 18-b outputs from a stream of 8-b input data and a set of 8-b predetermined coefficients. The processor has been designed in 1.5- mu m CMOS technology, analyzed for its timing, and functionally simulated by a hardware description language and a schematic simulator. The processor includes a pipelined array of multiplier-accumulators which provides parallel operation to the processor. The processor does not use parallel operation for an input rate lower than 28.5 Msamples/s, but the degree of parallelism was increased up to three for an input rate higher than 57.0 Msamples/s. This increase of the degree of parallelism resulted in a maximum throughput of 60.2 Msamples/s.</description><isbn>0780304942</isbn><isbn>9780780304949</isbn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>1992</creationdate><recordtype>article</recordtype><recordid>eNpjZuAyMLcwMDYwsTQx4mDgLS7OMgACU1MLC3MjTgYTR4WMzPQM3eKC1NQUBQuFCgUL3aTMEgVnX_9ghYLEosScnNQchcSiosRKhYKi_OTU4uL8Ih4G1rTEnOJUXijNzaDm5hri7KELVFFYmlpcEp-bWZycmpOTmJeaX1ocb2RsYWZqaW5oTLRCABmrNpQ</recordid><startdate>19920101</startdate><enddate>19920101</enddate><creator>Lee, Kwang-Keun</creator><creator>Deshmukh, R G</creator><scope>7SC</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope></search><sort><creationdate>19920101</creationdate><title>A high-speed 8 x 8-bit CMOS parallel array processor</title><author>Lee, Kwang-Keun ; Deshmukh, R G</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-proquest_miscellaneous_238659713</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>1992</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Lee, Kwang-Keun</creatorcontrib><creatorcontrib>Deshmukh, R G</creatorcontrib><collection>Computer and Information Systems Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts – Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><jtitle>IEEE Southeastcon '92, 1992</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Lee, Kwang-Keun</au><au>Deshmukh, R G</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>A high-speed 8 x 8-bit CMOS parallel array processor</atitle><jtitle>IEEE Southeastcon '92, 1992</jtitle><date>1992-01-01</date><risdate>1992</risdate><volume>ol. 2</volume><spage>828</spage><pages>828-</pages><isbn>0780304942</isbn><isbn>9780780304949</isbn><abstract>The authors present an architecture for an 8-b x 8-b real-time parallel array processor that can be used for high-speed digital signal processing applications. The processor generates 18-b outputs from a stream of 8-b input data and a set of 8-b predetermined coefficients. The processor has been designed in 1.5- mu m CMOS technology, analyzed for its timing, and functionally simulated by a hardware description language and a schematic simulator. The processor includes a pipelined array of multiplier-accumulators which provides parallel operation to the processor. The processor does not use parallel operation for an input rate lower than 28.5 Msamples/s, but the degree of parallelism was increased up to three for an input rate higher than 57.0 Msamples/s. This increase of the degree of parallelism resulted in a maximum throughput of 60.2 Msamples/s.</abstract></addata></record>
fulltext fulltext
identifier ISBN: 0780304942
ispartof IEEE Southeastcon '92, 1992, 1992-01, Vol.ol. 2, p.828
issn
language eng
recordid cdi_proquest_miscellaneous_23865971
source IEEE Electronic Library (IEL) Conference Proceedings
title A high-speed 8 x 8-bit CMOS parallel array processor
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-04T16%3A34%3A55IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=A%20high-speed%208%20x%208-bit%20CMOS%20parallel%20array%20processor&rft.jtitle=IEEE%20Southeastcon%20'92,%201992&rft.au=Lee,%20Kwang-Keun&rft.date=1992-01-01&rft.volume=ol.%202&rft.spage=828&rft.pages=828-&rft.isbn=0780304942&rft.isbn_list=9780780304949&rft_id=info:doi/&rft_dat=%3Cproquest%3E23865971%3C/proquest%3E%3Cgrp_id%3Ecdi_FETCH-proquest_miscellaneous_238659713%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=23865971&rft_id=info:pmid/&rfr_iscdi=true