Software-directed register deallocation for simultaneous multithreaded processors

This paper proposes and evaluates software techniques that increase register file utilization for simultaneous multithreading (SMT) processors. SMT processors require large register files to hold multiple thread contexts that can issue instructions out of order every cycle. By supporting better inte...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on parallel and distributed systems 1999-09, Vol.10 (9), p.922-933
Main Authors: Lo, J.L., Parekh, S.S., Eggers, S.J., Levy, H.M., Tullsen, D.M.
Format: Article
Language:English
Subjects:
Boosting
Compilers
Computer programs
Hardware
Lifting equipment
Microarchitecture
Multithreading
Operating systems
Out of order
Processors
Register renaming
Registers
Simulation
Software
Surface-mount technology
Utilization
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper proposes and evaluates software techniques that increase register file utilization for simultaneous multithreading (SMT) processors. SMT processors require large register files to hold multiple thread contexts that can issue instructions out of order every cycle. By supporting better interthread sharing and management of physical registers, an SMT processor can reduce the number of registers required and can improve performance for a given register file size. Our techniques specifically target register deal location. While out-of-order processors with register renaming are effective at knowing when a new physical register must be allocated, they have limited knowledge of when physical registers can be deallocated. We propose architectural extensions that permit the compiler and operating system to: 1) free registers immediately upon their last use, and 2) free registers allocated to idle thread contexts. Our results, based on detailed instruction-level simulations of an SMT processor, show that these techniques can increase performance significantly for register-intensive, multithreaded programs.
ISSN:1045-9219
1558-2183
DOI:10.1109/71.798316