Loading…
Test set compaction for combinational circuits
Test set compaction for combinational circuits is studied in this paper. Two active compaction methods based on essential faults are developed to reduce a given test set. The special feature is that the given test set will be adaptively renewed to increase the chance of compaction. In the first meth...
Saved in:
Published in: | IEEE transactions on computer-aided design of integrated circuits and systems 1995-11, Vol.14 (11), p.1370-1378 |
---|---|
Main Authors: | , |
Format: | Article |
Language: | English |
Subjects: | |
Citations: | Items that this one cites Items that cite this one |
Online Access: | Get full text |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
cited_by | cdi_FETCH-LOGICAL-c432t-4f26cf984a42e7eacfd71db3e19a2c38d7ebb4790fa810f63a292c3198454acc3 |
---|---|
cites | cdi_FETCH-LOGICAL-c432t-4f26cf984a42e7eacfd71db3e19a2c38d7ebb4790fa810f63a292c3198454acc3 |
container_end_page | 1378 |
container_issue | 11 |
container_start_page | 1370 |
container_title | IEEE transactions on computer-aided design of integrated circuits and systems |
container_volume | 14 |
creator | Chang, Jau-Shien Lin, Chen-Shang |
description | Test set compaction for combinational circuits is studied in this paper. Two active compaction methods based on essential faults are developed to reduce a given test set. The special feature is that the given test set will be adaptively renewed to increase the chance of compaction. In the first method, forced pair-merging, pairs of patterns are merged by modifying their incompatible specified bits without sacrificing the original fault coverage. The other method, essential fault pruning, achieves further compaction from removal of a pattern by modifying other patterns of the test set to detect the essential faults of the target pattern. With these two developed methods, the compacted test size on the ISCAS'85 benchmark circuits is smaller than that of COMPACTEST by more than 20%, and 12% smaller than that by ROTCO+COMPACTEST.< > |
doi_str_mv | 10.1109/43.469663 |
format | article |
fullrecord | <record><control><sourceid>proquest_pasca</sourceid><recordid>TN_cdi_proquest_miscellaneous_26055515</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>469663</ieee_id><sourcerecordid>28716621</sourcerecordid><originalsourceid>FETCH-LOGICAL-c432t-4f26cf984a42e7eacfd71db3e19a2c38d7ebb4790fa810f63a292c3198454acc3</originalsourceid><addsrcrecordid>eNqFkL1PwzAQxS0EEqUwsDJlQEgMKT7bseMRVXxJlVjKbF2utmSUJsVOB_57UqXqynR6d7_3dHqM3QJfAHD7pORCaau1PGMzsNKUCio4ZzMuTF1ybvglu8r5m3NQlbAztlj7PBTZDwX12x3SEPuuCH06yCZ2eNDYFhQT7eOQr9lFwDb7m-Ocs6_Xl_XyvVx9vn0sn1clKSmGUgWhKdhaoRLeeKSwMbBppAeLgmS9Mb5plLE8YA08aInCjnsYHZVCIjlnD1PuLvU_-_FFt42ZfNti5_t9dqI2oLWA_0HNq6qCagQfJ5BSn3Pywe1S3GL6dcDdoTqnpJuqG9n7YyhmwjYk7Cjmk0FYDhrUiN1NWPTen67HjD-Z5XTd</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>26055515</pqid></control><display><type>article</type><title>Test set compaction for combinational circuits</title><source>IEEE Electronic Library (IEL) Journals</source><creator>Chang, Jau-Shien ; Lin, Chen-Shang</creator><creatorcontrib>Chang, Jau-Shien ; Lin, Chen-Shang</creatorcontrib><description>Test set compaction for combinational circuits is studied in this paper. Two active compaction methods based on essential faults are developed to reduce a given test set. The special feature is that the given test set will be adaptively renewed to increase the chance of compaction. In the first method, forced pair-merging, pairs of patterns are merged by modifying their incompatible specified bits without sacrificing the original fault coverage. The other method, essential fault pruning, achieves further compaction from removal of a pattern by modifying other patterns of the test set to detect the essential faults of the target pattern. With these two developed methods, the compacted test size on the ISCAS'85 benchmark circuits is smaller than that of COMPACTEST by more than 20%, and 12% smaller than that by ROTCO+COMPACTEST.< ></description><identifier>ISSN: 0278-0070</identifier><identifier>EISSN: 1937-4151</identifier><identifier>DOI: 10.1109/43.469663</identifier><identifier>CODEN: ITCSDI</identifier><language>eng</language><publisher>New York, NY: IEEE</publisher><subject>Applied sciences ; Benchmark testing ; Buffer storage ; Circuit faults ; Circuit testing ; Combinational circuits ; Compaction ; Design. Technologies. Operation analysis. Testing ; Electrical fault detection ; Electronics ; Exact sciences and technology ; Fault detection ; Integrated circuit testing ; Integrated circuits ; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices ; Test pattern generators</subject><ispartof>IEEE transactions on computer-aided design of integrated circuits and systems, 1995-11, Vol.14 (11), p.1370-1378</ispartof><rights>1996 INIST-CNRS</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c432t-4f26cf984a42e7eacfd71db3e19a2c38d7ebb4790fa810f63a292c3198454acc3</citedby><cites>FETCH-LOGICAL-c432t-4f26cf984a42e7eacfd71db3e19a2c38d7ebb4790fa810f63a292c3198454acc3</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/469663$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,27924,27925,54796</link.rule.ids><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&idt=2901614$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><creatorcontrib>Chang, Jau-Shien</creatorcontrib><creatorcontrib>Lin, Chen-Shang</creatorcontrib><title>Test set compaction for combinational circuits</title><title>IEEE transactions on computer-aided design of integrated circuits and systems</title><addtitle>TCAD</addtitle><description>Test set compaction for combinational circuits is studied in this paper. Two active compaction methods based on essential faults are developed to reduce a given test set. The special feature is that the given test set will be adaptively renewed to increase the chance of compaction. In the first method, forced pair-merging, pairs of patterns are merged by modifying their incompatible specified bits without sacrificing the original fault coverage. The other method, essential fault pruning, achieves further compaction from removal of a pattern by modifying other patterns of the test set to detect the essential faults of the target pattern. With these two developed methods, the compacted test size on the ISCAS'85 benchmark circuits is smaller than that of COMPACTEST by more than 20%, and 12% smaller than that by ROTCO+COMPACTEST.< ></description><subject>Applied sciences</subject><subject>Benchmark testing</subject><subject>Buffer storage</subject><subject>Circuit faults</subject><subject>Circuit testing</subject><subject>Combinational circuits</subject><subject>Compaction</subject><subject>Design. Technologies. Operation analysis. Testing</subject><subject>Electrical fault detection</subject><subject>Electronics</subject><subject>Exact sciences and technology</subject><subject>Fault detection</subject><subject>Integrated circuit testing</subject><subject>Integrated circuits</subject><subject>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><subject>Test pattern generators</subject><issn>0278-0070</issn><issn>1937-4151</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>1995</creationdate><recordtype>article</recordtype><recordid>eNqFkL1PwzAQxS0EEqUwsDJlQEgMKT7bseMRVXxJlVjKbF2utmSUJsVOB_57UqXqynR6d7_3dHqM3QJfAHD7pORCaau1PGMzsNKUCio4ZzMuTF1ybvglu8r5m3NQlbAztlj7PBTZDwX12x3SEPuuCH06yCZ2eNDYFhQT7eOQr9lFwDb7m-Ocs6_Xl_XyvVx9vn0sn1clKSmGUgWhKdhaoRLeeKSwMbBppAeLgmS9Mb5plLE8YA08aInCjnsYHZVCIjlnD1PuLvU_-_FFt42ZfNti5_t9dqI2oLWA_0HNq6qCagQfJ5BSn3Pywe1S3GL6dcDdoTqnpJuqG9n7YyhmwjYk7Cjmk0FYDhrUiN1NWPTen67HjD-Z5XTd</recordid><startdate>19951101</startdate><enddate>19951101</enddate><creator>Chang, Jau-Shien</creator><creator>Lin, Chen-Shang</creator><general>IEEE</general><general>Institute of Electrical and Electronics Engineers</general><scope>IQODW</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SC</scope><scope>7SP</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope><scope>7TB</scope><scope>FR3</scope></search><sort><creationdate>19951101</creationdate><title>Test set compaction for combinational circuits</title><author>Chang, Jau-Shien ; Lin, Chen-Shang</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c432t-4f26cf984a42e7eacfd71db3e19a2c38d7ebb4790fa810f63a292c3198454acc3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>1995</creationdate><topic>Applied sciences</topic><topic>Benchmark testing</topic><topic>Buffer storage</topic><topic>Circuit faults</topic><topic>Circuit testing</topic><topic>Combinational circuits</topic><topic>Compaction</topic><topic>Design. Technologies. Operation analysis. Testing</topic><topic>Electrical fault detection</topic><topic>Electronics</topic><topic>Exact sciences and technology</topic><topic>Fault detection</topic><topic>Integrated circuit testing</topic><topic>Integrated circuits</topic><topic>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</topic><topic>Test pattern generators</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Chang, Jau-Shien</creatorcontrib><creatorcontrib>Lin, Chen-Shang</creatorcontrib><collection>Pascal-Francis</collection><collection>CrossRef</collection><collection>Computer and Information Systems Abstracts</collection><collection>Electronics & Communications Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts – Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><collection>Mechanical & Transportation Engineering Abstracts</collection><collection>Engineering Research Database</collection><jtitle>IEEE transactions on computer-aided design of integrated circuits and systems</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Chang, Jau-Shien</au><au>Lin, Chen-Shang</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Test set compaction for combinational circuits</atitle><jtitle>IEEE transactions on computer-aided design of integrated circuits and systems</jtitle><stitle>TCAD</stitle><date>1995-11-01</date><risdate>1995</risdate><volume>14</volume><issue>11</issue><spage>1370</spage><epage>1378</epage><pages>1370-1378</pages><issn>0278-0070</issn><eissn>1937-4151</eissn><coden>ITCSDI</coden><abstract>Test set compaction for combinational circuits is studied in this paper. Two active compaction methods based on essential faults are developed to reduce a given test set. The special feature is that the given test set will be adaptively renewed to increase the chance of compaction. In the first method, forced pair-merging, pairs of patterns are merged by modifying their incompatible specified bits without sacrificing the original fault coverage. The other method, essential fault pruning, achieves further compaction from removal of a pattern by modifying other patterns of the test set to detect the essential faults of the target pattern. With these two developed methods, the compacted test size on the ISCAS'85 benchmark circuits is smaller than that of COMPACTEST by more than 20%, and 12% smaller than that by ROTCO+COMPACTEST.< ></abstract><cop>New York, NY</cop><pub>IEEE</pub><doi>10.1109/43.469663</doi><tpages>9</tpages></addata></record> |
fulltext | fulltext |
identifier | ISSN: 0278-0070 |
ispartof | IEEE transactions on computer-aided design of integrated circuits and systems, 1995-11, Vol.14 (11), p.1370-1378 |
issn | 0278-0070 1937-4151 |
language | eng |
recordid | cdi_proquest_miscellaneous_26055515 |
source | IEEE Electronic Library (IEL) Journals |
subjects | Applied sciences Benchmark testing Buffer storage Circuit faults Circuit testing Combinational circuits Compaction Design. Technologies. Operation analysis. Testing Electrical fault detection Electronics Exact sciences and technology Fault detection Integrated circuit testing Integrated circuits Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices Test pattern generators |
title | Test set compaction for combinational circuits |
url | http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-06T07%3A50%3A14IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_pasca&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Test%20set%20compaction%20for%20combinational%20circuits&rft.jtitle=IEEE%20transactions%20on%20computer-aided%20design%20of%20integrated%20circuits%20and%20systems&rft.au=Chang,%20Jau-Shien&rft.date=1995-11-01&rft.volume=14&rft.issue=11&rft.spage=1370&rft.epage=1378&rft.pages=1370-1378&rft.issn=0278-0070&rft.eissn=1937-4151&rft.coden=ITCSDI&rft_id=info:doi/10.1109/43.469663&rft_dat=%3Cproquest_pasca%3E28716621%3C/proquest_pasca%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c432t-4f26cf984a42e7eacfd71db3e19a2c38d7ebb4790fa810f63a292c3198454acc3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=26055515&rft_id=info:pmid/&rft_ieee_id=469663&rfr_iscdi=true |