Sub-quarter-micron dual gate CMOSFETs with ultra-thin gate oxide of 2nm

The high performance 0.25 mu m dual gate CMOS with ultrathin gate oxide of 2 nm is demonstrated for low-voltage logic application. The boron penetration can effectively be suppressed by the nitrogen implantation technique, even if the gate oxide film is reduced to 2 nm. Moreover the inverter delay w...

Full description

Saved in:
Bibliographic Details
Main Authors: Kuroi, T, Shimizu, S, Ogino, S, Teramoto, A, Shirahata, M, Okumura, Y, Inuishi, M, Miyoshi, H
Format: Conference Proceeding
Language:English
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 211
container_issue
container_start_page 210
container_title
container_volume
creator Kuroi, T
Shimizu, S
Ogino, S
Teramoto, A
Shirahata, M
Okumura, Y
Inuishi, M
Miyoshi, H
description The high performance 0.25 mu m dual gate CMOS with ultrathin gate oxide of 2 nm is demonstrated for low-voltage logic application. The boron penetration can effectively be suppressed by the nitrogen implantation technique, even if the gate oxide film is reduced to 2 nm. Moreover the inverter delay with the Al interconnect load can be remarkably improved by the highly drivable MOSFETs with thin gate oxide for low-voltage operation. Furthermore the hot carrier degradation of NMOSFETs can be suppressed as reducing the oxide thickness. However it is found that the hot-carrier degradation of PMOSFETs is enhanced in thin-oxide region under channel hot-hole injection.
format conference_proceeding
fullrecord <record><control><sourceid>proquest</sourceid><recordid>TN_cdi_proquest_miscellaneous_26296551</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>26296551</sourcerecordid><originalsourceid>FETCH-LOGICAL-p99t-8d7456773d32123fb3dc1c2c8a6c676fa50d07f593535aecabb36fb54577d81c3</originalsourceid><addsrcrecordid>eNotjEtPAjEURrvQRAT_Q1fumnR657YzSzNRNMGwgD3p9AEl84A-oj9fEtx8Z3Fyvgey4KoGVqEUT-Q5pTPngiM0C7LelZ5di47ZRTYGE-eJ2qIHetTZ0e57u_t43yf6E_KJliFHzfIpTHc7_wZ7W0_FNK7Io9dDci__XJL9Lew-2Wa7_ureNuzStpk1VtUolQILohLge7CmMsI0WhqppNfILVceW0BA7Yzue5C-xxqVsk1lYEle77eXOF-LS_kwhmTcMOjJzSUdhBStRKzgDz6pRy8</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype><pqid>26296551</pqid></control><display><type>conference_proceeding</type><title>Sub-quarter-micron dual gate CMOSFETs with ultra-thin gate oxide of 2nm</title><source>IEEE Xplore All Conference Series</source><creator>Kuroi, T ; Shimizu, S ; Ogino, S ; Teramoto, A ; Shirahata, M ; Okumura, Y ; Inuishi, M ; Miyoshi, H</creator><creatorcontrib>Kuroi, T ; Shimizu, S ; Ogino, S ; Teramoto, A ; Shirahata, M ; Okumura, Y ; Inuishi, M ; Miyoshi, H</creatorcontrib><description>The high performance 0.25 mu m dual gate CMOS with ultrathin gate oxide of 2 nm is demonstrated for low-voltage logic application. The boron penetration can effectively be suppressed by the nitrogen implantation technique, even if the gate oxide film is reduced to 2 nm. Moreover the inverter delay with the Al interconnect load can be remarkably improved by the highly drivable MOSFETs with thin gate oxide for low-voltage operation. Furthermore the hot carrier degradation of NMOSFETs can be suppressed as reducing the oxide thickness. However it is found that the hot-carrier degradation of PMOSFETs is enhanced in thin-oxide region under channel hot-hole injection.</description><identifier>ISSN: 0743-1562</identifier><language>eng</language><ispartof>Digest of technical papers - Symposium on VLSI Technology, 1996, p.210-211</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>314,780,784</link.rule.ids></links><search><creatorcontrib>Kuroi, T</creatorcontrib><creatorcontrib>Shimizu, S</creatorcontrib><creatorcontrib>Ogino, S</creatorcontrib><creatorcontrib>Teramoto, A</creatorcontrib><creatorcontrib>Shirahata, M</creatorcontrib><creatorcontrib>Okumura, Y</creatorcontrib><creatorcontrib>Inuishi, M</creatorcontrib><creatorcontrib>Miyoshi, H</creatorcontrib><title>Sub-quarter-micron dual gate CMOSFETs with ultra-thin gate oxide of 2nm</title><title>Digest of technical papers - Symposium on VLSI Technology</title><description>The high performance 0.25 mu m dual gate CMOS with ultrathin gate oxide of 2 nm is demonstrated for low-voltage logic application. The boron penetration can effectively be suppressed by the nitrogen implantation technique, even if the gate oxide film is reduced to 2 nm. Moreover the inverter delay with the Al interconnect load can be remarkably improved by the highly drivable MOSFETs with thin gate oxide for low-voltage operation. Furthermore the hot carrier degradation of NMOSFETs can be suppressed as reducing the oxide thickness. However it is found that the hot-carrier degradation of PMOSFETs is enhanced in thin-oxide region under channel hot-hole injection.</description><issn>0743-1562</issn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>1996</creationdate><recordtype>conference_proceeding</recordtype><recordid>eNotjEtPAjEURrvQRAT_Q1fumnR657YzSzNRNMGwgD3p9AEl84A-oj9fEtx8Z3Fyvgey4KoGVqEUT-Q5pTPngiM0C7LelZ5di47ZRTYGE-eJ2qIHetTZ0e57u_t43yf6E_KJliFHzfIpTHc7_wZ7W0_FNK7Io9dDci__XJL9Lew-2Wa7_ureNuzStpk1VtUolQILohLge7CmMsI0WhqppNfILVceW0BA7Yzue5C-xxqVsk1lYEle77eXOF-LS_kwhmTcMOjJzSUdhBStRKzgDz6pRy8</recordid><startdate>19960101</startdate><enddate>19960101</enddate><creator>Kuroi, T</creator><creator>Shimizu, S</creator><creator>Ogino, S</creator><creator>Teramoto, A</creator><creator>Shirahata, M</creator><creator>Okumura, Y</creator><creator>Inuishi, M</creator><creator>Miyoshi, H</creator><scope>7U5</scope><scope>8FD</scope><scope>L7M</scope></search><sort><creationdate>19960101</creationdate><title>Sub-quarter-micron dual gate CMOSFETs with ultra-thin gate oxide of 2nm</title><author>Kuroi, T ; Shimizu, S ; Ogino, S ; Teramoto, A ; Shirahata, M ; Okumura, Y ; Inuishi, M ; Miyoshi, H</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-p99t-8d7456773d32123fb3dc1c2c8a6c676fa50d07f593535aecabb36fb54577d81c3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>1996</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Kuroi, T</creatorcontrib><creatorcontrib>Shimizu, S</creatorcontrib><creatorcontrib>Ogino, S</creatorcontrib><creatorcontrib>Teramoto, A</creatorcontrib><creatorcontrib>Shirahata, M</creatorcontrib><creatorcontrib>Okumura, Y</creatorcontrib><creatorcontrib>Inuishi, M</creatorcontrib><creatorcontrib>Miyoshi, H</creatorcontrib><collection>Solid State and Superconductivity Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Kuroi, T</au><au>Shimizu, S</au><au>Ogino, S</au><au>Teramoto, A</au><au>Shirahata, M</au><au>Okumura, Y</au><au>Inuishi, M</au><au>Miyoshi, H</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Sub-quarter-micron dual gate CMOSFETs with ultra-thin gate oxide of 2nm</atitle><btitle>Digest of technical papers - Symposium on VLSI Technology</btitle><date>1996-01-01</date><risdate>1996</risdate><spage>210</spage><epage>211</epage><pages>210-211</pages><issn>0743-1562</issn><abstract>The high performance 0.25 mu m dual gate CMOS with ultrathin gate oxide of 2 nm is demonstrated for low-voltage logic application. The boron penetration can effectively be suppressed by the nitrogen implantation technique, even if the gate oxide film is reduced to 2 nm. Moreover the inverter delay with the Al interconnect load can be remarkably improved by the highly drivable MOSFETs with thin gate oxide for low-voltage operation. Furthermore the hot carrier degradation of NMOSFETs can be suppressed as reducing the oxide thickness. However it is found that the hot-carrier degradation of PMOSFETs is enhanced in thin-oxide region under channel hot-hole injection.</abstract><tpages>2</tpages></addata></record>
fulltext fulltext
identifier ISSN: 0743-1562
ispartof Digest of technical papers - Symposium on VLSI Technology, 1996, p.210-211
issn 0743-1562
language eng
recordid cdi_proquest_miscellaneous_26296551
source IEEE Xplore All Conference Series
title Sub-quarter-micron dual gate CMOSFETs with ultra-thin gate oxide of 2nm
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-01T11%3A44%3A57IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Sub-quarter-micron%20dual%20gate%20CMOSFETs%20with%20ultra-thin%20gate%20oxide%20of%202nm&rft.btitle=Digest%20of%20technical%20papers%20-%20Symposium%20on%20VLSI%20Technology&rft.au=Kuroi,%20T&rft.date=1996-01-01&rft.spage=210&rft.epage=211&rft.pages=210-211&rft.issn=0743-1562&rft_id=info:doi/&rft_dat=%3Cproquest%3E26296551%3C/proquest%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-p99t-8d7456773d32123fb3dc1c2c8a6c676fa50d07f593535aecabb36fb54577d81c3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=26296551&rft_id=info:pmid/&rfr_iscdi=true