23 GOPS programmable systolic array DSP for video signal processing

A 23GOPS programmable systolic array DSP for real-time video signal processing, called digital filtering array (DFA), is described. The DFA performs at the 129.6MHz clock rate with its 90 video processing element (VPE) array. HDTV (MUSE) signal decoding can be realized with 3 DFA chips. The DFA also...

Full description

Saved in:
Bibliographic Details
Main Authors: Yano, J., Miyake, J., Urano, M., Inoue, G., Tsubata, S., Ninomiya, K., Sokawa, K., Miki, Y., Onizuka, K., Itoh, R., Nabatani, H., Nishiyama, T., Yamaguchi, S.
Format: Conference Proceeding
Language:English
Subjects:
Clocks
Decoding
Digital filters
Digital signal processing
Digital signal processing chips
Doped fiber amplifiers
Filtering
HDTV
Systolic arrays
Video signal processing
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:A 23GOPS programmable systolic array DSP for real-time video signal processing, called digital filtering array (DFA), is described. The DFA performs at the 129.6MHz clock rate with its 90 video processing element (VPE) array. HDTV (MUSE) signal decoding can be realized with 3 DFA chips. The DFA also can be used in other video signal processing applications because ofits programmability.
ISSN:0193-6530
2376-8606
DOI:10.1109/ISSCC.1997.585383