Robust Elmore delay models suitable for full chip timing verification of a 600 MHz CMOS microprocessor

In this paper we introduce a method for computing the Elmore delay of MOS circuits which relies on a model of the capacitance of MOS devices and a model of the Elmore delay of individual MOS devices. The resistance of a device is not explicitly modelled. The Elmore models are used to compute the Elm...

Full description

Saved in:
Bibliographic Details
Main Authors: Nassif, Nevine, Desai, Madhav P, Hall, Dale H
Format: Conference Proceeding
Language:English
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Nassif, Nevine
Desai, Madhav P
Hall, Dale H
description In this paper we introduce a method for computing the Elmore delay of MOS circuits which relies on a model of the capacitance of MOS devices and a model of the Elmore delay of individual MOS devices. The resistance of a device is not explicitly modelled. The Elmore models are used to compute the Elmore delay and the 50% point delay of CMOS circuits in a static timing verifier. Elmore delays computed with these models fall within 10% of SPICE and can be computed thousands of times faster than if computed using SPICE. These models were used to verify critical paths during the design of a 600 MHz microprocessor.
doi_str_mv 10.1145/277044.277104
format conference_proceeding
fullrecord <record><control><sourceid>proquest</sourceid><recordid>TN_cdi_proquest_miscellaneous_26732663</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>26732663</sourcerecordid><originalsourceid>FETCH-LOGICAL-p99t-ac01c3b207238c84ef43a82a28734dcb928af974ca275c5dc17397972ed29aa03</originalsourceid><addsrcrecordid>eNotzTtPwzAUQGEPIFEKI_ud2FKuH43jEUWFIrWqBB3YqhvHBiMnLnGCBL-eSjB92zmM3XBccK6Wd0JrVGpxgqM6YzPUsio44usFu8z5AxEVL_mM-efUTHmEVezS4KB1kb6hSycz5CmM1EQHPg3gpxjBvocjjKEL_Rt8uSH4YGkMqYfkgaBEhO36B-rt7gW6YId0HJJ1Oafhip17itld_ztn-4fVvl4Xm93jU32_KY7GjAVZ5FY2ArWQla2U80pSJUhUWqrWNkZU5I1WloRe2mVruZZGGy1cKwwRyjm7_cuexp-Ty-OhC9m6GKl3acoHUWopylLKXx7rVu4</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype><pqid>26732663</pqid></control><display><type>conference_proceeding</type><title>Robust Elmore delay models suitable for full chip timing verification of a 600 MHz CMOS microprocessor</title><source>IEEE Xplore All Conference Series</source><creator>Nassif, Nevine ; Desai, Madhav P ; Hall, Dale H</creator><creatorcontrib>Nassif, Nevine ; Desai, Madhav P ; Hall, Dale H</creatorcontrib><description>In this paper we introduce a method for computing the Elmore delay of MOS circuits which relies on a model of the capacitance of MOS devices and a model of the Elmore delay of individual MOS devices. The resistance of a device is not explicitly modelled. The Elmore models are used to compute the Elmore delay and the 50% point delay of CMOS circuits in a static timing verifier. Elmore delays computed with these models fall within 10% of SPICE and can be computed thousands of times faster than if computed using SPICE. These models were used to verify critical paths during the design of a 600 MHz microprocessor.</description><identifier>ISSN: 0738-100X</identifier><identifier>DOI: 10.1145/277044.277104</identifier><language>eng</language><ispartof>Proceedings - ACM IEEE Design Automation Conference, 1998</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>314,780,784,27923,27924</link.rule.ids></links><search><creatorcontrib>Nassif, Nevine</creatorcontrib><creatorcontrib>Desai, Madhav P</creatorcontrib><creatorcontrib>Hall, Dale H</creatorcontrib><title>Robust Elmore delay models suitable for full chip timing verification of a 600 MHz CMOS microprocessor</title><title>Proceedings - ACM IEEE Design Automation Conference</title><description>In this paper we introduce a method for computing the Elmore delay of MOS circuits which relies on a model of the capacitance of MOS devices and a model of the Elmore delay of individual MOS devices. The resistance of a device is not explicitly modelled. The Elmore models are used to compute the Elmore delay and the 50% point delay of CMOS circuits in a static timing verifier. Elmore delays computed with these models fall within 10% of SPICE and can be computed thousands of times faster than if computed using SPICE. These models were used to verify critical paths during the design of a 600 MHz microprocessor.</description><issn>0738-100X</issn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>1998</creationdate><recordtype>conference_proceeding</recordtype><recordid>eNotzTtPwzAUQGEPIFEKI_ud2FKuH43jEUWFIrWqBB3YqhvHBiMnLnGCBL-eSjB92zmM3XBccK6Wd0JrVGpxgqM6YzPUsio44usFu8z5AxEVL_mM-efUTHmEVezS4KB1kb6hSycz5CmM1EQHPg3gpxjBvocjjKEL_Rt8uSH4YGkMqYfkgaBEhO36B-rt7gW6YId0HJJ1Oafhip17itld_ztn-4fVvl4Xm93jU32_KY7GjAVZ5FY2ArWQla2U80pSJUhUWqrWNkZU5I1WloRe2mVruZZGGy1cKwwRyjm7_cuexp-Ty-OhC9m6GKl3acoHUWopylLKXx7rVu4</recordid><startdate>19980101</startdate><enddate>19980101</enddate><creator>Nassif, Nevine</creator><creator>Desai, Madhav P</creator><creator>Hall, Dale H</creator><scope>7SC</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope></search><sort><creationdate>19980101</creationdate><title>Robust Elmore delay models suitable for full chip timing verification of a 600 MHz CMOS microprocessor</title><author>Nassif, Nevine ; Desai, Madhav P ; Hall, Dale H</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-p99t-ac01c3b207238c84ef43a82a28734dcb928af974ca275c5dc17397972ed29aa03</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>1998</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Nassif, Nevine</creatorcontrib><creatorcontrib>Desai, Madhav P</creatorcontrib><creatorcontrib>Hall, Dale H</creatorcontrib><collection>Computer and Information Systems Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts – Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Nassif, Nevine</au><au>Desai, Madhav P</au><au>Hall, Dale H</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Robust Elmore delay models suitable for full chip timing verification of a 600 MHz CMOS microprocessor</atitle><btitle>Proceedings - ACM IEEE Design Automation Conference</btitle><date>1998-01-01</date><risdate>1998</risdate><issn>0738-100X</issn><abstract>In this paper we introduce a method for computing the Elmore delay of MOS circuits which relies on a model of the capacitance of MOS devices and a model of the Elmore delay of individual MOS devices. The resistance of a device is not explicitly modelled. The Elmore models are used to compute the Elmore delay and the 50% point delay of CMOS circuits in a static timing verifier. Elmore delays computed with these models fall within 10% of SPICE and can be computed thousands of times faster than if computed using SPICE. These models were used to verify critical paths during the design of a 600 MHz microprocessor.</abstract><doi>10.1145/277044.277104</doi></addata></record>
fulltext fulltext
identifier ISSN: 0738-100X
ispartof Proceedings - ACM IEEE Design Automation Conference, 1998
issn 0738-100X
language eng
recordid cdi_proquest_miscellaneous_26732663
source IEEE Xplore All Conference Series
title Robust Elmore delay models suitable for full chip timing verification of a 600 MHz CMOS microprocessor
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-11T22%3A11%3A57IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Robust%20Elmore%20delay%20models%20suitable%20for%20full%20chip%20timing%20verification%20of%20a%20600%20MHz%20CMOS%20microprocessor&rft.btitle=Proceedings%20-%20ACM%20IEEE%20Design%20Automation%20Conference&rft.au=Nassif,%20Nevine&rft.date=1998-01-01&rft.issn=0738-100X&rft_id=info:doi/10.1145/277044.277104&rft_dat=%3Cproquest%3E26732663%3C/proquest%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-p99t-ac01c3b207238c84ef43a82a28734dcb928af974ca275c5dc17397972ed29aa03%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=26732663&rft_id=info:pmid/&rfr_iscdi=true