Some space considerations of VLSI systolic array mappings

In this brief, the space-time mapping of the dependency matrix of an algorithm is used to study spatial properties of a systolic array implementation of a three-nested loop structure. Elementary expressions are developed for both the number of processing elements and the area of the array. These exp...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on circuits and systems. 2, Analog and digital signal processing Analog and digital signal processing, 2001-04, Vol.48 (4), p.419-424
Main Authors: Weston, J.H., Zhang, C.N., Hua Li
Format: Article
Language:English
Subjects:
Area measurement
Costs
Extraterrestrial measurements
Fabrication
Partitioning algorithms
Polynomials
Signal processing algorithms
Software design
Systolic arrays
Very large scale integration
Citations: Items that this one cites
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:In this brief, the space-time mapping of the dependency matrix of an algorithm is used to study spatial properties of a systolic array implementation of a three-nested loop structure. Elementary expressions are developed for both the number of processing elements and the area of the array. These expressions involve only the space-time transformation and the lengths of the loops. As well, characterizations have been found for the form of the space-time transformation which produces a systolic array with the minimum number of processing elements, and one which has both the minimum number of processing elements and the smallest area. Moreover, the approaches can also be extended to general algorithms, such as variable loop lengths.
ISSN:1057-7130
1558-125X
DOI:10.1109/82.933810