ClariNet: a noise analysis tool for deep submicron design

• Published in: Proceedings - ACM IEEE Design Automation Conference 2000-01
• Main Authors: Levy, Rafi, Blaauw, David, Braca, Gabi, Dasgupta, Aurobindo, Grinshpon, Amir, Oh, Chanhee, Orshav, Boaz, Sirichotiyakul, Supamas, Zolotov, Vladimir
• Format: Article
• Language: English
• ISSN: 0738-100X
• DOI: 10.1109/DAC.2000.855309

Coupled noise analysis has become a critical issue for deep-submicron, high performance design. In this paper, we present, ClariNet, an industrial noise analysis tool, which was developed to efficiently analyze large, high performance processor designs. We present the overall approach and tool flow of ClariNet and discuss three critical large-processor design issues which have received limited discussion in the past. First, we present how the driver gates of a coupled interconnect network are represented with accurate linear models. Second, we show how to speed the analysis of large designs by using noise filters based on reduced interconnect representations and then pruning the nets coupled to a signal net. Third, we show how to incorporate logic and timing correlations into noise analysis to reduce its pessimism. We present the results from several industrial circuits, including a large high performance microprocessor design and a DSP design.