Scalable processors in the billion-transistors era: IRAM

Members of this University of California, Berkeley, research project argue that the memory system will be the greatest inhibitor of performance gains in future architectures. Thus, they propose the intelligent RAM or IRAM. This approach greatly increases the on-chip memory capacity by using DRAM tec...

Full description

Saved in:
Bibliographic Details
Published in:Computer (Long Beach, Calif.) Calif.), 1997-01, Vol.30 (9), p.75-78
Main Authors: Kozyrakis, Christoforos E, Perissakis, Stylianos, Patterson, David, Anderson, Thomas, Asanovic, Krste, Cardwell, Neal, Fromm, Richard, Golbus, Jason, Gribstad, Benjamin, Keeton, Kimberly, Thomas, Randi, Treuhaft, Noah, Yelick, Katherine
Format: Article
Language:English
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Members of this University of California, Berkeley, research project argue that the memory system will be the greatest inhibitor of performance gains in future architectures. Thus, they propose the intelligent RAM or IRAM. This approach greatly increases the on-chip memory capacity by using DRAM technology instead of much less dense SRAM memory cells. The resultant on-chip memory capacity coupled with the high bandwidths available on chip should allow cost-effective vector processors to reach performance levels much higher than those of traditional architectures. Although vector processors require explicit compilation, the authors claim that vector compilation technology is mature (having been used for decades in supercomputers), and furthermore, that future workloads will contain more heavily vectorizable components.
ISSN:0018-9162