Advanced educational parallel DSP system based on TMS320C25 processors

• Published in: Microprocessors and microsystems 1995, Vol.19 (3), p.147-156
• Main Authors: Kurugöllü, F., Palaz, H., Gümüşkaya, H., Harmanci, E., Örencik, B.
• Format: Article
• Language: English
• Subjects: digital signal processing; parallel debugging; parallel processing
• ISSN: 0141-9331; 1872-9436
• DOI: 10.1016/0141-9331(95)96909-O

This paper describes the design, application, and evaluation of a user friendly, flexible, scalable and inexpensive Advanced Educational Parallel (AdEPar) digital signal processing (DSP) system based on TMS320C25 digital processors to implement DSP algorithms. This system will be used in the DSP laboratory by graduate students to work on advanced topics such as developing parallel DSP algorithms. The graduating senior students who have gained some experience in DSP can also use the system. The DSP laboratory has proved to be a useful tool in the hands of the instructor to teach the mathematically oriented topics of DSP that are often difficult for students to grasp. The DSP laboratory with assigned projects has greatly improved the ability of the students to understand such complex topics as the fast Fourier transform algorithm, linear and circular convolution, the theory and design of infinite impulse response (IIR) and finite impulse response (FIR) filters. The user friendly PC software support of the AdEPar system makes it easy to develop DSP programs for students. This paper gives the architecture of the AdEPar DSP system. The communication between processors and the PC-DSP processor communication are explained. The parallel debugger kernels and the restrictions of the system are described. The programming in the AdEPar is explained, and two benchmarks (parallel FFT and DES) are presented to show the system performance.