Loading…

Integration of fluorine-doped silicon oxide in copper pilot line for 0.12-μm technology

The FSG (fluorine-doped silicon glass) was introduced as dielectric for copper interconnects in order to take advantage of its lower dielectric constant. With a gain of 18% in the constant value, it makes the shrink of metal dimension possible for 0.12- mu m technology devices with limited cross-tal...

Full description

Saved in:
Bibliographic Details
Published in:Microelectronic engineering 2002, Vol.60 (1-2), p.113-118
Main Authors: REYNARD, J. P, VEROVE, C, SABOURET, E, MOTTE, P, DESCOUTS, B, CHATON, C, MICHAILOS, J, BARLA, K
Format: Article
Language:English
Subjects:
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by cdi_FETCH-LOGICAL-c312t-6235f7858297a95be6aae6111c648f2befbf489da4d2107420ec45142edbd3583
cites cdi_FETCH-LOGICAL-c312t-6235f7858297a95be6aae6111c648f2befbf489da4d2107420ec45142edbd3583
container_end_page 118
container_issue 1-2
container_start_page 113
container_title Microelectronic engineering
container_volume 60
creator REYNARD, J. P
VEROVE, C
SABOURET, E
MOTTE, P
DESCOUTS, B
CHATON, C
MICHAILOS, J
BARLA, K
description The FSG (fluorine-doped silicon glass) was introduced as dielectric for copper interconnects in order to take advantage of its lower dielectric constant. With a gain of 18% in the constant value, it makes the shrink of metal dimension possible for 0.12- mu m technology devices with limited cross-talks or delays in the information transmission. In spite of its strong sensitivity to water and moisture absorption, we could integrate this material in the dual damascene structure for copper application for 0.12- mu m technology. The use of appropriate capping layer and optimisation of fluorine content made the integration possible with optimal dielectric properties. copyright 2002 Elsevier Science B.V. All rights reserved.
doi_str_mv 10.1016/S0167-9317(01)00586-X
format article
fullrecord <record><control><sourceid>proquest_cross</sourceid><recordid>TN_cdi_proquest_miscellaneous_27587209</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>27587209</sourcerecordid><originalsourceid>FETCH-LOGICAL-c312t-6235f7858297a95be6aae6111c648f2befbf489da4d2107420ec45142edbd3583</originalsourceid><addsrcrecordid>eNpFkMtKAzEUQIMoWKufIGSj6CKaZJJJZinFR6HgQoXuQiaT1Eg6GZMp2H_zG_wmpw90cy-Xe-6DA8A5wTcEk_L2ZQgCVQURV5hcY8xlieYHYESkKBDnpTwEoz_kGJzk_IGHmmE5AvNp29tF0r2PLYwOurCKybcWNbGzDcw-eLPpfPnGQt9CE7vOJtj5EHsYBhC6mODwCEU_30vYW_PexhAX61Nw5HTI9myfx-Dt4f518oRmz4_Tyd0MmYLQHpW04E5ILmkldMVrW2ptS0KIKZl0tLaudkxWjWYNJVgwiq1hnDBqm7opuCzG4HK3t0vxc2Vzr5Y-GxuCbm1cZUUFl4LiagD5DjQp5pysU13yS53WimC18ai2HtVGksJEbT2q-TB3sT-gs9HBJd0an_-HC0YErsriF--_c7E</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>27587209</pqid></control><display><type>article</type><title>Integration of fluorine-doped silicon oxide in copper pilot line for 0.12-μm technology</title><source>ScienceDirect Journals</source><creator>REYNARD, J. P ; VEROVE, C ; SABOURET, E ; MOTTE, P ; DESCOUTS, B ; CHATON, C ; MICHAILOS, J ; BARLA, K</creator><creatorcontrib>REYNARD, J. P ; VEROVE, C ; SABOURET, E ; MOTTE, P ; DESCOUTS, B ; CHATON, C ; MICHAILOS, J ; BARLA, K</creatorcontrib><description>The FSG (fluorine-doped silicon glass) was introduced as dielectric for copper interconnects in order to take advantage of its lower dielectric constant. With a gain of 18% in the constant value, it makes the shrink of metal dimension possible for 0.12- mu m technology devices with limited cross-talks or delays in the information transmission. In spite of its strong sensitivity to water and moisture absorption, we could integrate this material in the dual damascene structure for copper application for 0.12- mu m technology. The use of appropriate capping layer and optimisation of fluorine content made the integration possible with optimal dielectric properties. copyright 2002 Elsevier Science B.V. All rights reserved.</description><identifier>ISSN: 0167-9317</identifier><identifier>EISSN: 1873-5568</identifier><identifier>DOI: 10.1016/S0167-9317(01)00586-X</identifier><identifier>CODEN: MIENEF</identifier><language>eng</language><publisher>Amsterdam: Elsevier Science</publisher><subject>Applied sciences ; Design. Technologies. Operation analysis. Testing ; Electronic equipment and fabrication. Passive components, printed wiring boards, connectics ; Electronics ; Exact sciences and technology ; Integrated circuits ; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><ispartof>Microelectronic engineering, 2002, Vol.60 (1-2), p.113-118</ispartof><rights>2002 INIST-CNRS</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c312t-6235f7858297a95be6aae6111c648f2befbf489da4d2107420ec45142edbd3583</citedby><cites>FETCH-LOGICAL-c312t-6235f7858297a95be6aae6111c648f2befbf489da4d2107420ec45142edbd3583</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>309,310,314,780,784,789,790,4050,4051,23930,23931,25140,27924,27925</link.rule.ids><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&amp;idt=13417096$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><creatorcontrib>REYNARD, J. P</creatorcontrib><creatorcontrib>VEROVE, C</creatorcontrib><creatorcontrib>SABOURET, E</creatorcontrib><creatorcontrib>MOTTE, P</creatorcontrib><creatorcontrib>DESCOUTS, B</creatorcontrib><creatorcontrib>CHATON, C</creatorcontrib><creatorcontrib>MICHAILOS, J</creatorcontrib><creatorcontrib>BARLA, K</creatorcontrib><title>Integration of fluorine-doped silicon oxide in copper pilot line for 0.12-μm technology</title><title>Microelectronic engineering</title><description>The FSG (fluorine-doped silicon glass) was introduced as dielectric for copper interconnects in order to take advantage of its lower dielectric constant. With a gain of 18% in the constant value, it makes the shrink of metal dimension possible for 0.12- mu m technology devices with limited cross-talks or delays in the information transmission. In spite of its strong sensitivity to water and moisture absorption, we could integrate this material in the dual damascene structure for copper application for 0.12- mu m technology. The use of appropriate capping layer and optimisation of fluorine content made the integration possible with optimal dielectric properties. copyright 2002 Elsevier Science B.V. All rights reserved.</description><subject>Applied sciences</subject><subject>Design. Technologies. Operation analysis. Testing</subject><subject>Electronic equipment and fabrication. Passive components, printed wiring boards, connectics</subject><subject>Electronics</subject><subject>Exact sciences and technology</subject><subject>Integrated circuits</subject><subject>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><issn>0167-9317</issn><issn>1873-5568</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2002</creationdate><recordtype>article</recordtype><recordid>eNpFkMtKAzEUQIMoWKufIGSj6CKaZJJJZinFR6HgQoXuQiaT1Eg6GZMp2H_zG_wmpw90cy-Xe-6DA8A5wTcEk_L2ZQgCVQURV5hcY8xlieYHYESkKBDnpTwEoz_kGJzk_IGHmmE5AvNp29tF0r2PLYwOurCKybcWNbGzDcw-eLPpfPnGQt9CE7vOJtj5EHsYBhC6mODwCEU_30vYW_PexhAX61Nw5HTI9myfx-Dt4f518oRmz4_Tyd0MmYLQHpW04E5ILmkldMVrW2ptS0KIKZl0tLaudkxWjWYNJVgwiq1hnDBqm7opuCzG4HK3t0vxc2Vzr5Y-GxuCbm1cZUUFl4LiagD5DjQp5pysU13yS53WimC18ai2HtVGksJEbT2q-TB3sT-gs9HBJd0an_-HC0YErsriF--_c7E</recordid><startdate>2002</startdate><enddate>2002</enddate><creator>REYNARD, J. P</creator><creator>VEROVE, C</creator><creator>SABOURET, E</creator><creator>MOTTE, P</creator><creator>DESCOUTS, B</creator><creator>CHATON, C</creator><creator>MICHAILOS, J</creator><creator>BARLA, K</creator><general>Elsevier Science</general><scope>IQODW</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>7U5</scope><scope>8FD</scope><scope>L7M</scope></search><sort><creationdate>2002</creationdate><title>Integration of fluorine-doped silicon oxide in copper pilot line for 0.12-μm technology</title><author>REYNARD, J. P ; VEROVE, C ; SABOURET, E ; MOTTE, P ; DESCOUTS, B ; CHATON, C ; MICHAILOS, J ; BARLA, K</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c312t-6235f7858297a95be6aae6111c648f2befbf489da4d2107420ec45142edbd3583</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2002</creationdate><topic>Applied sciences</topic><topic>Design. Technologies. Operation analysis. Testing</topic><topic>Electronic equipment and fabrication. Passive components, printed wiring boards, connectics</topic><topic>Electronics</topic><topic>Exact sciences and technology</topic><topic>Integrated circuits</topic><topic>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>REYNARD, J. P</creatorcontrib><creatorcontrib>VEROVE, C</creatorcontrib><creatorcontrib>SABOURET, E</creatorcontrib><creatorcontrib>MOTTE, P</creatorcontrib><creatorcontrib>DESCOUTS, B</creatorcontrib><creatorcontrib>CHATON, C</creatorcontrib><creatorcontrib>MICHAILOS, J</creatorcontrib><creatorcontrib>BARLA, K</creatorcontrib><collection>Pascal-Francis</collection><collection>CrossRef</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Solid State and Superconductivity Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>Microelectronic engineering</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>REYNARD, J. P</au><au>VEROVE, C</au><au>SABOURET, E</au><au>MOTTE, P</au><au>DESCOUTS, B</au><au>CHATON, C</au><au>MICHAILOS, J</au><au>BARLA, K</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Integration of fluorine-doped silicon oxide in copper pilot line for 0.12-μm technology</atitle><jtitle>Microelectronic engineering</jtitle><date>2002</date><risdate>2002</risdate><volume>60</volume><issue>1-2</issue><spage>113</spage><epage>118</epage><pages>113-118</pages><issn>0167-9317</issn><eissn>1873-5568</eissn><coden>MIENEF</coden><abstract>The FSG (fluorine-doped silicon glass) was introduced as dielectric for copper interconnects in order to take advantage of its lower dielectric constant. With a gain of 18% in the constant value, it makes the shrink of metal dimension possible for 0.12- mu m technology devices with limited cross-talks or delays in the information transmission. In spite of its strong sensitivity to water and moisture absorption, we could integrate this material in the dual damascene structure for copper application for 0.12- mu m technology. The use of appropriate capping layer and optimisation of fluorine content made the integration possible with optimal dielectric properties. copyright 2002 Elsevier Science B.V. All rights reserved.</abstract><cop>Amsterdam</cop><pub>Elsevier Science</pub><doi>10.1016/S0167-9317(01)00586-X</doi><tpages>6</tpages></addata></record>
fulltext fulltext
identifier ISSN: 0167-9317
ispartof Microelectronic engineering, 2002, Vol.60 (1-2), p.113-118
issn 0167-9317
1873-5568
language eng
recordid cdi_proquest_miscellaneous_27587209
source ScienceDirect Journals
subjects Applied sciences
Design. Technologies. Operation analysis. Testing
Electronic equipment and fabrication. Passive components, printed wiring boards, connectics
Electronics
Exact sciences and technology
Integrated circuits
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
title Integration of fluorine-doped silicon oxide in copper pilot line for 0.12-μm technology
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-28T14%3A52%3A04IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Integration%20of%20fluorine-doped%20silicon%20oxide%20in%20copper%20pilot%20line%20for%200.12-%CE%BCm%20technology&rft.jtitle=Microelectronic%20engineering&rft.au=REYNARD,%20J.%20P&rft.date=2002&rft.volume=60&rft.issue=1-2&rft.spage=113&rft.epage=118&rft.pages=113-118&rft.issn=0167-9317&rft.eissn=1873-5568&rft.coden=MIENEF&rft_id=info:doi/10.1016/S0167-9317(01)00586-X&rft_dat=%3Cproquest_cross%3E27587209%3C/proquest_cross%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c312t-6235f7858297a95be6aae6111c648f2befbf489da4d2107420ec45142edbd3583%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=27587209&rft_id=info:pmid/&rfr_iscdi=true