Efficient Test Data Compression and Low Power Scan Testing in SoCs

Testing time and power consumption during the testing of SoCs are becoming increasingly important with an increasing volume of test data in intellectual property cores in SoCs. This paper presents a new algorithm to reduce the scan‐in power and test data volume using a modified scan latch reordering...

Full description

Saved in:
Bibliographic Details
Published in:ETRI journal 2003-10, Vol.25 (5), p.321-327
Main Authors: Jung, Jun‐Mo, Chong, Jong‐Wha
Format: Article
Language:English
Subjects:
Applied sciences
Design. Technologies. Operation analysis. Testing
Electronics
Exact sciences and technology
Integrated circuits
low power scan test
scan test
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
SoC test
test data compression
Citations: Items that this one cites
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites cdi_FETCH-LOGICAL-c3501-3535e4dc87c563c72bfcffc96e08a4afe09109179db1aabedf72cc925aa5ce0f3
container_end_page 327
container_issue 5
container_start_page 321
container_title ETRI journal
container_volume 25
creator Jung, Jun‐Mo
Chong, Jong‐Wha
description Testing time and power consumption during the testing of SoCs are becoming increasingly important with an increasing volume of test data in intellectual property cores in SoCs. This paper presents a new algorithm to reduce the scan‐in power and test data volume using a modified scan latch reordering algorithm. We apply a scan latch reordering technique to minimize the column hamming distance in scan vectors. During scan latch reordering, the don't‐care inputs in the scan vectors are assigned for low power and high compression. Experimental results for ISCAS 89 benchmark circuits show that reduced test data and low power scan testing can be achieved in all cases.
doi_str_mv 10.4218/etrij.03.0303.0017
format article
fullrecord <record><control><sourceid>proquest_cross</sourceid><recordid>TN_cdi_proquest_miscellaneous_27864018</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>27864018</sourcerecordid><originalsourceid>FETCH-LOGICAL-c3501-3535e4dc87c563c72bfcffc96e08a4afe09109179db1aabedf72cc925aa5ce0f3</originalsourceid><addsrcrecordid>eNqNkEtPwzAQhC0EEqXwBzj5ArcUP-I4OUIoD6kSiJaztXVs5Cq1i52q6r8noZW4Io12L9-Mdgeha0omOaPlnemiW00I7zUMQuUJGjHGeSY5K07RiDImsiIv-Dm6SGlFCCO5KEfoYWqt0874Di9M6vAjdIDrsN5Ek5ILHoNv8Czs8HvYmYjnGvwv6PwXdh7PQ50u0ZmFNpmr4x6jz6fpon7JZm_Pr_X9LNNcEJpxwYXJG11KLQquJVtaba2uCkNKyMEaUtFesmqWFGBpGiuZ1hUTAEIbYvkY3R5yNzF8b_sb1NolbdoWvAnbpJgsi5zQsgfZAdQxpBSNVZvo1hD3ihI11KV-61KEq6EuNdTVm26O6ZA0tDaC1y79OQWtZP9Hz5UHbudas_9HspouPhjhjPIfKQ98-g</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>27864018</pqid></control><display><type>article</type><title>Efficient Test Data Compression and Low Power Scan Testing in SoCs</title><source>Alma/SFX Local Collection</source><creator>Jung, Jun‐Mo ; Chong, Jong‐Wha</creator><creatorcontrib>Jung, Jun‐Mo ; Chong, Jong‐Wha</creatorcontrib><description>Testing time and power consumption during the testing of SoCs are becoming increasingly important with an increasing volume of test data in intellectual property cores in SoCs. This paper presents a new algorithm to reduce the scan‐in power and test data volume using a modified scan latch reordering algorithm. We apply a scan latch reordering technique to minimize the column hamming distance in scan vectors. During scan latch reordering, the don't‐care inputs in the scan vectors are assigned for low power and high compression. Experimental results for ISCAS 89 benchmark circuits show that reduced test data and low power scan testing can be achieved in all cases.</description><identifier>ISSN: 1225-6463</identifier><identifier>EISSN: 2233-7326</identifier><identifier>DOI: 10.4218/etrij.03.0303.0017</identifier><language>eng</language><publisher>Taejon: Electronics and Telecommunications Research Institute</publisher><subject>Applied sciences ; Design. Technologies. Operation analysis. Testing ; Electronics ; Exact sciences and technology ; Integrated circuits ; low power scan test ; scan test ; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices ; SoC test ; test data compression</subject><ispartof>ETRI journal, 2003-10, Vol.25 (5), p.321-327</ispartof><rights>2003 ETRI</rights><rights>2003 INIST-CNRS</rights><lds50>peer_reviewed</lds50><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><cites>FETCH-LOGICAL-c3501-3535e4dc87c563c72bfcffc96e08a4afe09109179db1aabedf72cc925aa5ce0f3</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>309,310,314,776,780,785,786,23909,23910,25118,27901,27902</link.rule.ids><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&amp;idt=15197350$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><creatorcontrib>Jung, Jun‐Mo</creatorcontrib><creatorcontrib>Chong, Jong‐Wha</creatorcontrib><title>Efficient Test Data Compression and Low Power Scan Testing in SoCs</title><title>ETRI journal</title><description>Testing time and power consumption during the testing of SoCs are becoming increasingly important with an increasing volume of test data in intellectual property cores in SoCs. This paper presents a new algorithm to reduce the scan‐in power and test data volume using a modified scan latch reordering algorithm. We apply a scan latch reordering technique to minimize the column hamming distance in scan vectors. During scan latch reordering, the don't‐care inputs in the scan vectors are assigned for low power and high compression. Experimental results for ISCAS 89 benchmark circuits show that reduced test data and low power scan testing can be achieved in all cases.</description><subject>Applied sciences</subject><subject>Design. Technologies. Operation analysis. Testing</subject><subject>Electronics</subject><subject>Exact sciences and technology</subject><subject>Integrated circuits</subject><subject>low power scan test</subject><subject>scan test</subject><subject>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><subject>SoC test</subject><subject>test data compression</subject><issn>1225-6463</issn><issn>2233-7326</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2003</creationdate><recordtype>article</recordtype><recordid>eNqNkEtPwzAQhC0EEqXwBzj5ArcUP-I4OUIoD6kSiJaztXVs5Cq1i52q6r8noZW4Io12L9-Mdgeha0omOaPlnemiW00I7zUMQuUJGjHGeSY5K07RiDImsiIv-Dm6SGlFCCO5KEfoYWqt0874Di9M6vAjdIDrsN5Ek5ILHoNv8Czs8HvYmYjnGvwv6PwXdh7PQ50u0ZmFNpmr4x6jz6fpon7JZm_Pr_X9LNNcEJpxwYXJG11KLQquJVtaba2uCkNKyMEaUtFesmqWFGBpGiuZ1hUTAEIbYvkY3R5yNzF8b_sb1NolbdoWvAnbpJgsi5zQsgfZAdQxpBSNVZvo1hD3ihI11KV-61KEq6EuNdTVm26O6ZA0tDaC1y79OQWtZP9Hz5UHbudas_9HspouPhjhjPIfKQ98-g</recordid><startdate>200310</startdate><enddate>200310</enddate><creator>Jung, Jun‐Mo</creator><creator>Chong, Jong‐Wha</creator><general>Electronics and Telecommunications Research Institute</general><scope>IQODW</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SC</scope><scope>7SP</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope></search><sort><creationdate>200310</creationdate><title>Efficient Test Data Compression and Low Power Scan Testing in SoCs</title><author>Jung, Jun‐Mo ; Chong, Jong‐Wha</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c3501-3535e4dc87c563c72bfcffc96e08a4afe09109179db1aabedf72cc925aa5ce0f3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2003</creationdate><topic>Applied sciences</topic><topic>Design. Technologies. Operation analysis. Testing</topic><topic>Electronics</topic><topic>Exact sciences and technology</topic><topic>Integrated circuits</topic><topic>low power scan test</topic><topic>scan test</topic><topic>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</topic><topic>SoC test</topic><topic>test data compression</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Jung, Jun‐Mo</creatorcontrib><creatorcontrib>Chong, Jong‐Wha</creatorcontrib><collection>Pascal-Francis</collection><collection>CrossRef</collection><collection>Computer and Information Systems Abstracts</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts – Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><jtitle>ETRI journal</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Jung, Jun‐Mo</au><au>Chong, Jong‐Wha</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Efficient Test Data Compression and Low Power Scan Testing in SoCs</atitle><jtitle>ETRI journal</jtitle><date>2003-10</date><risdate>2003</risdate><volume>25</volume><issue>5</issue><spage>321</spage><epage>327</epage><pages>321-327</pages><issn>1225-6463</issn><eissn>2233-7326</eissn><abstract>Testing time and power consumption during the testing of SoCs are becoming increasingly important with an increasing volume of test data in intellectual property cores in SoCs. This paper presents a new algorithm to reduce the scan‐in power and test data volume using a modified scan latch reordering algorithm. We apply a scan latch reordering technique to minimize the column hamming distance in scan vectors. During scan latch reordering, the don't‐care inputs in the scan vectors are assigned for low power and high compression. Experimental results for ISCAS 89 benchmark circuits show that reduced test data and low power scan testing can be achieved in all cases.</abstract><cop>Taejon</cop><pub>Electronics and Telecommunications Research Institute</pub><doi>10.4218/etrij.03.0303.0017</doi><tpages>7</tpages><oa>free_for_read</oa></addata></record>
fulltext fulltext
identifier ISSN: 1225-6463
ispartof ETRI journal, 2003-10, Vol.25 (5), p.321-327
issn 1225-6463
2233-7326
language eng
recordid cdi_proquest_miscellaneous_27864018
source Alma/SFX Local Collection
subjects Applied sciences
Design. Technologies. Operation analysis. Testing
Electronics
Exact sciences and technology
Integrated circuits
low power scan test
scan test
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
SoC test
test data compression
title Efficient Test Data Compression and Low Power Scan Testing in SoCs
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-22T12%3A00%3A27IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Efficient%20Test%20Data%20Compression%20and%20Low%20Power%20Scan%20Testing%20in%20SoCs&rft.jtitle=ETRI%20journal&rft.au=Jung,%20Jun%E2%80%90Mo&rft.date=2003-10&rft.volume=25&rft.issue=5&rft.spage=321&rft.epage=327&rft.pages=321-327&rft.issn=1225-6463&rft.eissn=2233-7326&rft_id=info:doi/10.4218/etrij.03.0303.0017&rft_dat=%3Cproquest_cross%3E27864018%3C/proquest_cross%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c3501-3535e4dc87c563c72bfcffc96e08a4afe09109179db1aabedf72cc925aa5ce0f3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=27864018&rft_id=info:pmid/&rfr_iscdi=true