Loading…

Lateral high-speed bipolar transistors on SOI for RF SoC applications

This paper introduces a novel silicon-on-insulator (SOI) lateral radio-frequency (RF) bipolar transistor. The fabrication process relies on polysilicon side-wall-spacer (PSWS) to self-align the base contact to the intrinsic base. The self-aligned base and emitter regions greatly reduce the parasitic...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on electron devices 2005-07, Vol.52 (7), p.1376-1383
Main Authors: Sun, I.-S.M., Wai Tung Ng, Kanekiyo, K., Kobayashi, T., Mochizuki, H., Toita, M., Imai, H., Ishikawa, A., Tamura, S., Takasuka, K.
Format: Article
Language:English
Subjects:
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by cdi_FETCH-LOGICAL-c351t-69e5f41a7ccf5da7968b1206089339d4d30fcfb7a6896859110eccf60ad36dad3
cites cdi_FETCH-LOGICAL-c351t-69e5f41a7ccf5da7968b1206089339d4d30fcfb7a6896859110eccf60ad36dad3
container_end_page 1383
container_issue 7
container_start_page 1376
container_title IEEE transactions on electron devices
container_volume 52
creator Sun, I.-S.M.
Wai Tung Ng
Kanekiyo, K.
Kobayashi, T.
Mochizuki, H.
Toita, M.
Imai, H.
Ishikawa, A.
Tamura, S.
Takasuka, K.
description This paper introduces a novel silicon-on-insulator (SOI) lateral radio-frequency (RF) bipolar transistor. The fabrication process relies on polysilicon side-wall-spacer (PSWS) to self-align the base contact to the intrinsic base. The self-aligned base and emitter regions greatly reduce the parasitic components. In this unique design, the critical dimensions are not limited by lithography resolution. With the control of the SOI film thickness or SWS width, the device can be optimized for higher speed, gain, breakdown, or current drive capability. Furthermore, with no additional mask, both common-emitter and common-collector layout configurations can be realized, providing more flexibility to the circuit design and more compact layout. The experimental f/sub T//f/sub max/ of the high-speed device are 17/28 GHz, the second fastest reported f/sub T/ for lateral bipolar junction transistors (LBJT) so far. As for the high-voltage device, the measured f/sub T//f/sub max/ of 12/30 GHz and BV/sub CEO/ of over 25 V produces a Johnsons product well above 300 GHz /spl middot/V. This figure is currently the closest reported data to the Johnsons limit for lateral BJTs. This technology can easily be integrated with CMOS on SOI. Therefore, it is feasible to build fully complimentary bipolar and MOS transistors on a single SOI substrate to form a true complementary-BiCMOS process. This silicon-based lateral SOI-BJT technology is a promising candidate for realizing future RF SoC applications.
doi_str_mv 10.1109/TED.2005.850676
format article
fullrecord <record><control><sourceid>proquest_cross</sourceid><recordid>TN_cdi_proquest_miscellaneous_28039651</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1459095</ieee_id><sourcerecordid>28039651</sourcerecordid><originalsourceid>FETCH-LOGICAL-c351t-69e5f41a7ccf5da7968b1206089339d4d30fcfb7a6896859110eccf60ad36dad3</originalsourceid><addsrcrecordid>eNp9kMFLwzAUh4MoOKdnD16CBz11e2maNDnK3HQwGLh5DlmbuoyuqUl78L83o4Lgwct7PN73e_A-hG4JTAgBOd3OnycpAJsIBjznZ2hEGMsTyTN-jkYARCSSCnqJrkI4xJFnWTpC85XujNc13tuPfRJaY0q8s62rtced102woXM-YNfgzXqJK-fx2wJv3Azrtq1toTvrmnCNLipdB3Pz08fofTHfzl6T1fplOXtaJQVlpEu4NKzKiM6LomKlziUXO5ICByEplWVWUqiKapdrLuKKyfiXiSgHXVJexjJGj8Pd1rvP3oROHW0oTF3rxrg-qBhLqaQpRPLhXzIVQCVnJIL3f8CD630Tv1CC55kQKZyg6QAV3oXgTaVab4_afykC6mRfRfvqZF8N9mPibkhYY8wvnTEJktFvLT1-mw</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>867488201</pqid></control><display><type>article</type><title>Lateral high-speed bipolar transistors on SOI for RF SoC applications</title><source>IEEE Xplore (Online service)</source><creator>Sun, I.-S.M. ; Wai Tung Ng ; Kanekiyo, K. ; Kobayashi, T. ; Mochizuki, H. ; Toita, M. ; Imai, H. ; Ishikawa, A. ; Tamura, S. ; Takasuka, K.</creator><creatorcontrib>Sun, I.-S.M. ; Wai Tung Ng ; Kanekiyo, K. ; Kobayashi, T. ; Mochizuki, H. ; Toita, M. ; Imai, H. ; Ishikawa, A. ; Tamura, S. ; Takasuka, K.</creatorcontrib><description>This paper introduces a novel silicon-on-insulator (SOI) lateral radio-frequency (RF) bipolar transistor. The fabrication process relies on polysilicon side-wall-spacer (PSWS) to self-align the base contact to the intrinsic base. The self-aligned base and emitter regions greatly reduce the parasitic components. In this unique design, the critical dimensions are not limited by lithography resolution. With the control of the SOI film thickness or SWS width, the device can be optimized for higher speed, gain, breakdown, or current drive capability. Furthermore, with no additional mask, both common-emitter and common-collector layout configurations can be realized, providing more flexibility to the circuit design and more compact layout. The experimental f/sub T//f/sub max/ of the high-speed device are 17/28 GHz, the second fastest reported f/sub T/ for lateral bipolar junction transistors (LBJT) so far. As for the high-voltage device, the measured f/sub T//f/sub max/ of 12/30 GHz and BV/sub CEO/ of over 25 V produces a Johnsons product well above 300 GHz /spl middot/V. This figure is currently the closest reported data to the Johnsons limit for lateral BJTs. This technology can easily be integrated with CMOS on SOI. Therefore, it is feasible to build fully complimentary bipolar and MOS transistors on a single SOI substrate to form a true complementary-BiCMOS process. This silicon-based lateral SOI-BJT technology is a promising candidate for realizing future RF SoC applications.</description><identifier>ISSN: 0018-9383</identifier><identifier>EISSN: 1557-9646</identifier><identifier>DOI: 10.1109/TED.2005.850676</identifier><identifier>CODEN: IETDAI</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>BiCMOS integrated circuits ; Bipolar transistors ; Circuit design ; Construction ; Devices ; High speed ; Integrated circuit layout ; lateral bipolar junction transistors (LBJTs) ; Lithography ; Microwave bipolar transistors ; microwave transistors ; MOSFETs ; Radio frequencies ; radio-frequency (RF) system-on-chip (RF SoC) ; Semiconductor devices ; silicon bipolar transistors ; Silicon on insulator technology ; silicon-on-insulator (SOI)technology</subject><ispartof>IEEE transactions on electron devices, 2005-07, Vol.52 (7), p.1376-1383</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2005</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c351t-69e5f41a7ccf5da7968b1206089339d4d30fcfb7a6896859110eccf60ad36dad3</citedby><cites>FETCH-LOGICAL-c351t-69e5f41a7ccf5da7968b1206089339d4d30fcfb7a6896859110eccf60ad36dad3</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1459095$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,27924,27925,54796</link.rule.ids></links><search><creatorcontrib>Sun, I.-S.M.</creatorcontrib><creatorcontrib>Wai Tung Ng</creatorcontrib><creatorcontrib>Kanekiyo, K.</creatorcontrib><creatorcontrib>Kobayashi, T.</creatorcontrib><creatorcontrib>Mochizuki, H.</creatorcontrib><creatorcontrib>Toita, M.</creatorcontrib><creatorcontrib>Imai, H.</creatorcontrib><creatorcontrib>Ishikawa, A.</creatorcontrib><creatorcontrib>Tamura, S.</creatorcontrib><creatorcontrib>Takasuka, K.</creatorcontrib><title>Lateral high-speed bipolar transistors on SOI for RF SoC applications</title><title>IEEE transactions on electron devices</title><addtitle>TED</addtitle><description>This paper introduces a novel silicon-on-insulator (SOI) lateral radio-frequency (RF) bipolar transistor. The fabrication process relies on polysilicon side-wall-spacer (PSWS) to self-align the base contact to the intrinsic base. The self-aligned base and emitter regions greatly reduce the parasitic components. In this unique design, the critical dimensions are not limited by lithography resolution. With the control of the SOI film thickness or SWS width, the device can be optimized for higher speed, gain, breakdown, or current drive capability. Furthermore, with no additional mask, both common-emitter and common-collector layout configurations can be realized, providing more flexibility to the circuit design and more compact layout. The experimental f/sub T//f/sub max/ of the high-speed device are 17/28 GHz, the second fastest reported f/sub T/ for lateral bipolar junction transistors (LBJT) so far. As for the high-voltage device, the measured f/sub T//f/sub max/ of 12/30 GHz and BV/sub CEO/ of over 25 V produces a Johnsons product well above 300 GHz /spl middot/V. This figure is currently the closest reported data to the Johnsons limit for lateral BJTs. This technology can easily be integrated with CMOS on SOI. Therefore, it is feasible to build fully complimentary bipolar and MOS transistors on a single SOI substrate to form a true complementary-BiCMOS process. This silicon-based lateral SOI-BJT technology is a promising candidate for realizing future RF SoC applications.</description><subject>BiCMOS integrated circuits</subject><subject>Bipolar transistors</subject><subject>Circuit design</subject><subject>Construction</subject><subject>Devices</subject><subject>High speed</subject><subject>Integrated circuit layout</subject><subject>lateral bipolar junction transistors (LBJTs)</subject><subject>Lithography</subject><subject>Microwave bipolar transistors</subject><subject>microwave transistors</subject><subject>MOSFETs</subject><subject>Radio frequencies</subject><subject>radio-frequency (RF) system-on-chip (RF SoC)</subject><subject>Semiconductor devices</subject><subject>silicon bipolar transistors</subject><subject>Silicon on insulator technology</subject><subject>silicon-on-insulator (SOI)technology</subject><issn>0018-9383</issn><issn>1557-9646</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2005</creationdate><recordtype>article</recordtype><recordid>eNp9kMFLwzAUh4MoOKdnD16CBz11e2maNDnK3HQwGLh5DlmbuoyuqUl78L83o4Lgwct7PN73e_A-hG4JTAgBOd3OnycpAJsIBjznZ2hEGMsTyTN-jkYARCSSCnqJrkI4xJFnWTpC85XujNc13tuPfRJaY0q8s62rtced102woXM-YNfgzXqJK-fx2wJv3Azrtq1toTvrmnCNLipdB3Pz08fofTHfzl6T1fplOXtaJQVlpEu4NKzKiM6LomKlziUXO5ICByEplWVWUqiKapdrLuKKyfiXiSgHXVJexjJGj8Pd1rvP3oROHW0oTF3rxrg-qBhLqaQpRPLhXzIVQCVnJIL3f8CD630Tv1CC55kQKZyg6QAV3oXgTaVab4_afykC6mRfRfvqZF8N9mPibkhYY8wvnTEJktFvLT1-mw</recordid><startdate>20050701</startdate><enddate>20050701</enddate><creator>Sun, I.-S.M.</creator><creator>Wai Tung Ng</creator><creator>Kanekiyo, K.</creator><creator>Kobayashi, T.</creator><creator>Mochizuki, H.</creator><creator>Toita, M.</creator><creator>Imai, H.</creator><creator>Ishikawa, A.</creator><creator>Tamura, S.</creator><creator>Takasuka, K.</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><scope>7U5</scope><scope>F28</scope><scope>FR3</scope></search><sort><creationdate>20050701</creationdate><title>Lateral high-speed bipolar transistors on SOI for RF SoC applications</title><author>Sun, I.-S.M. ; Wai Tung Ng ; Kanekiyo, K. ; Kobayashi, T. ; Mochizuki, H. ; Toita, M. ; Imai, H. ; Ishikawa, A. ; Tamura, S. ; Takasuka, K.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c351t-69e5f41a7ccf5da7968b1206089339d4d30fcfb7a6896859110eccf60ad36dad3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2005</creationdate><topic>BiCMOS integrated circuits</topic><topic>Bipolar transistors</topic><topic>Circuit design</topic><topic>Construction</topic><topic>Devices</topic><topic>High speed</topic><topic>Integrated circuit layout</topic><topic>lateral bipolar junction transistors (LBJTs)</topic><topic>Lithography</topic><topic>Microwave bipolar transistors</topic><topic>microwave transistors</topic><topic>MOSFETs</topic><topic>Radio frequencies</topic><topic>radio-frequency (RF) system-on-chip (RF SoC)</topic><topic>Semiconductor devices</topic><topic>silicon bipolar transistors</topic><topic>Silicon on insulator technology</topic><topic>silicon-on-insulator (SOI)technology</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Sun, I.-S.M.</creatorcontrib><creatorcontrib>Wai Tung Ng</creatorcontrib><creatorcontrib>Kanekiyo, K.</creatorcontrib><creatorcontrib>Kobayashi, T.</creatorcontrib><creatorcontrib>Mochizuki, H.</creatorcontrib><creatorcontrib>Toita, M.</creatorcontrib><creatorcontrib>Imai, H.</creatorcontrib><creatorcontrib>Ishikawa, A.</creatorcontrib><creatorcontrib>Tamura, S.</creatorcontrib><creatorcontrib>Takasuka, K.</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Xplore (Online service)</collection><collection>CrossRef</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Solid State and Superconductivity Abstracts</collection><collection>ANTE: Abstracts in New Technology &amp; Engineering</collection><collection>Engineering Research Database</collection><jtitle>IEEE transactions on electron devices</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Sun, I.-S.M.</au><au>Wai Tung Ng</au><au>Kanekiyo, K.</au><au>Kobayashi, T.</au><au>Mochizuki, H.</au><au>Toita, M.</au><au>Imai, H.</au><au>Ishikawa, A.</au><au>Tamura, S.</au><au>Takasuka, K.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Lateral high-speed bipolar transistors on SOI for RF SoC applications</atitle><jtitle>IEEE transactions on electron devices</jtitle><stitle>TED</stitle><date>2005-07-01</date><risdate>2005</risdate><volume>52</volume><issue>7</issue><spage>1376</spage><epage>1383</epage><pages>1376-1383</pages><issn>0018-9383</issn><eissn>1557-9646</eissn><coden>IETDAI</coden><abstract>This paper introduces a novel silicon-on-insulator (SOI) lateral radio-frequency (RF) bipolar transistor. The fabrication process relies on polysilicon side-wall-spacer (PSWS) to self-align the base contact to the intrinsic base. The self-aligned base and emitter regions greatly reduce the parasitic components. In this unique design, the critical dimensions are not limited by lithography resolution. With the control of the SOI film thickness or SWS width, the device can be optimized for higher speed, gain, breakdown, or current drive capability. Furthermore, with no additional mask, both common-emitter and common-collector layout configurations can be realized, providing more flexibility to the circuit design and more compact layout. The experimental f/sub T//f/sub max/ of the high-speed device are 17/28 GHz, the second fastest reported f/sub T/ for lateral bipolar junction transistors (LBJT) so far. As for the high-voltage device, the measured f/sub T//f/sub max/ of 12/30 GHz and BV/sub CEO/ of over 25 V produces a Johnsons product well above 300 GHz /spl middot/V. This figure is currently the closest reported data to the Johnsons limit for lateral BJTs. This technology can easily be integrated with CMOS on SOI. Therefore, it is feasible to build fully complimentary bipolar and MOS transistors on a single SOI substrate to form a true complementary-BiCMOS process. This silicon-based lateral SOI-BJT technology is a promising candidate for realizing future RF SoC applications.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TED.2005.850676</doi><tpages>8</tpages></addata></record>
fulltext fulltext
identifier ISSN: 0018-9383
ispartof IEEE transactions on electron devices, 2005-07, Vol.52 (7), p.1376-1383
issn 0018-9383
1557-9646
language eng
recordid cdi_proquest_miscellaneous_28039651
source IEEE Xplore (Online service)
subjects BiCMOS integrated circuits
Bipolar transistors
Circuit design
Construction
Devices
High speed
Integrated circuit layout
lateral bipolar junction transistors (LBJTs)
Lithography
Microwave bipolar transistors
microwave transistors
MOSFETs
Radio frequencies
radio-frequency (RF) system-on-chip (RF SoC)
Semiconductor devices
silicon bipolar transistors
Silicon on insulator technology
silicon-on-insulator (SOI)technology
title Lateral high-speed bipolar transistors on SOI for RF SoC applications
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-26T14%3A03%3A49IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Lateral%20high-speed%20bipolar%20transistors%20on%20SOI%20for%20RF%20SoC%20applications&rft.jtitle=IEEE%20transactions%20on%20electron%20devices&rft.au=Sun,%20I.-S.M.&rft.date=2005-07-01&rft.volume=52&rft.issue=7&rft.spage=1376&rft.epage=1383&rft.pages=1376-1383&rft.issn=0018-9383&rft.eissn=1557-9646&rft.coden=IETDAI&rft_id=info:doi/10.1109/TED.2005.850676&rft_dat=%3Cproquest_cross%3E28039651%3C/proquest_cross%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c351t-69e5f41a7ccf5da7968b1206089339d4d30fcfb7a6896859110eccf60ad36dad3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=867488201&rft_id=info:pmid/&rft_ieee_id=1459095&rfr_iscdi=true