Bubble memories for microcomputers and minicomputers

An analysis has been made of the utilization of 65,536 bit bubble memory chips in small memory hierarchies for microcomputers and minicomputers. Two basic chip organizations were considered. One chip organization was assumed to be equivalent to that of Ypma, Gergis, and Archer with a conventional ma...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on magnetics 1976-11, Vol.12 (6), p.636-638
Main Authors: Pohm, A., Covault, M., Doctor, S.
Format: Article
Language:English
Subjects:
Chip scale packaging
Cost function
Information processing
Magnetic devices
Microcomputers
Performance analysis
Read-write memory
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:An analysis has been made of the utilization of 65,536 bit bubble memory chips in small memory hierarchies for microcomputers and minicomputers. Two basic chip organizations were considered. One chip organization was assumed to be equivalent to that of Ypma, Gergis, and Archer with a conventional major minor loop configuration. The other organization considered employed a major-minor loop configuration in which the minor loops were broken into two segments to facilitate stacking and implementation of multilevel hierarchies as suggested by Tung, Chen, and Chang. The analysis shows that a near optimum organization for 65,536-bit chips with segmented minor loops consists of 64 minor loops of 1024 bits with each minor loop broken into a 64-bit segment and a 960-bit segment.
ISSN:0018-9464
1941-0069
DOI:10.1109/TMAG.1976.1059173