A 4-way pipelined processing architecture for three-step search block-matching motion estimation

A novel 4-way pipelined processing architecture is presented for three-step search block-matching motion estimation. For the 4-way pipelined processing, we have developed a method which divides the current block and search area into 4 subregions respectively and processes them concurrently. Also, we...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on consumer electronics 2004-05, Vol.50 (2), p.674-681
Main Authors: Jung, Sung-Tae, Lee, Sang-Seol
Format: Article
Language:English
Subjects:
Clocks
Computer architecture
Concurrent computing
Data compression
Hardware
Motion estimation
Transform coding
Very large scale integration
Video coding
Video sequences
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by cdi_FETCH-LOGICAL-c414t-abb6169442063c3d51497b54b194a7aa121c33d424fd8970cc9b79588dcb2f3e3
cites cdi_FETCH-LOGICAL-c414t-abb6169442063c3d51497b54b194a7aa121c33d424fd8970cc9b79588dcb2f3e3
container_end_page 681
container_issue 2
container_start_page 674
container_title IEEE transactions on consumer electronics
container_volume 50
creator Jung, Sung-Tae
Lee, Sang-Seol
description A novel 4-way pipelined processing architecture is presented for three-step search block-matching motion estimation. For the 4-way pipelined processing, we have developed a method which divides the current block and search area into 4 subregions respectively and processes them concurrently. Also, we have developed memory partitioning method to access pixel data from 4 subregions concurrently without memory conflict. The architecture has been designed and simulated with C language and VHDL. Simulation results show that the proposed architecture achieves a high performance for real time motion estimation.
doi_str_mv 10.1109/TCE.2004.1309447
format article
fullrecord <record><control><sourceid>proquest_ieee_</sourceid><recordid>TN_cdi_proquest_miscellaneous_28172993</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1309447</ieee_id><sourcerecordid>2427816501</sourcerecordid><originalsourceid>FETCH-LOGICAL-c414t-abb6169442063c3d51497b54b194a7aa121c33d424fd8970cc9b79588dcb2f3e3</originalsourceid><addsrcrecordid>eNpdkEtLAzEUhYMoWKt7wU1w4W5qXtNJlqXUBxTc1HXMZO7Y1OlkTFKk_96UFgRXN9zzneTkIHRLyYRSoh5X88WEESImlBMlRHWGRrQsZSEoq87RiBAlC06m_BJdxbghhIqSyRH6mGFR_Jg9HtwAneuhwUPwFmJ0_Sc2wa5dApt2AXDrA07rAFDEBAOOcFBx3Xn7VWxNymR2bH1yvscQk8u7fLxGF63pItyc5hi9Py1W85di-fb8Op8tCyuoSIWp6ymd5uAsZ7S8KalQVV2KmiphKmMoo5bzRjDRNlJVxFpVV6qUsrE1aznwMXo43pvjf-_y-3rrooWuMz34XdRM0oopxTN4_w_c-F3oczYtpSCVKCXNEDlCNvgYA7R6CPlDYa8p0Ye-de5bH_rWp76z5e5ocQDwh5_UXzp0e-0</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>884074581</pqid></control><display><type>article</type><title>A 4-way pipelined processing architecture for three-step search block-matching motion estimation</title><source>IEEE Xplore (Online service)</source><creator>Jung, Sung-Tae ; Lee, Sang-Seol</creator><creatorcontrib>Jung, Sung-Tae ; Lee, Sang-Seol</creatorcontrib><description>A novel 4-way pipelined processing architecture is presented for three-step search block-matching motion estimation. For the 4-way pipelined processing, we have developed a method which divides the current block and search area into 4 subregions respectively and processes them concurrently. Also, we have developed memory partitioning method to access pixel data from 4 subregions concurrently without memory conflict. The architecture has been designed and simulated with C language and VHDL. Simulation results show that the proposed architecture achieves a high performance for real time motion estimation.</description><identifier>ISSN: 0098-3063</identifier><identifier>EISSN: 1558-4127</identifier><identifier>DOI: 10.1109/TCE.2004.1309447</identifier><identifier>CODEN: ITCEDA</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Clocks ; Computer architecture ; Concurrent computing ; Data compression ; Hardware ; Motion estimation ; Transform coding ; Very large scale integration ; Video coding ; Video sequences</subject><ispartof>IEEE transactions on consumer electronics, 2004-05, Vol.50 (2), p.674-681</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2004</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c414t-abb6169442063c3d51497b54b194a7aa121c33d424fd8970cc9b79588dcb2f3e3</citedby><cites>FETCH-LOGICAL-c414t-abb6169442063c3d51497b54b194a7aa121c33d424fd8970cc9b79588dcb2f3e3</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1309447$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,776,780,27903,27904,54775</link.rule.ids></links><search><creatorcontrib>Jung, Sung-Tae</creatorcontrib><creatorcontrib>Lee, Sang-Seol</creatorcontrib><title>A 4-way pipelined processing architecture for three-step search block-matching motion estimation</title><title>IEEE transactions on consumer electronics</title><addtitle>T-CE</addtitle><description>A novel 4-way pipelined processing architecture is presented for three-step search block-matching motion estimation. For the 4-way pipelined processing, we have developed a method which divides the current block and search area into 4 subregions respectively and processes them concurrently. Also, we have developed memory partitioning method to access pixel data from 4 subregions concurrently without memory conflict. The architecture has been designed and simulated with C language and VHDL. Simulation results show that the proposed architecture achieves a high performance for real time motion estimation.</description><subject>Clocks</subject><subject>Computer architecture</subject><subject>Concurrent computing</subject><subject>Data compression</subject><subject>Hardware</subject><subject>Motion estimation</subject><subject>Transform coding</subject><subject>Very large scale integration</subject><subject>Video coding</subject><subject>Video sequences</subject><issn>0098-3063</issn><issn>1558-4127</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2004</creationdate><recordtype>article</recordtype><recordid>eNpdkEtLAzEUhYMoWKt7wU1w4W5qXtNJlqXUBxTc1HXMZO7Y1OlkTFKk_96UFgRXN9zzneTkIHRLyYRSoh5X88WEESImlBMlRHWGRrQsZSEoq87RiBAlC06m_BJdxbghhIqSyRH6mGFR_Jg9HtwAneuhwUPwFmJ0_Sc2wa5dApt2AXDrA07rAFDEBAOOcFBx3Xn7VWxNymR2bH1yvscQk8u7fLxGF63pItyc5hi9Py1W85di-fb8Op8tCyuoSIWp6ymd5uAsZ7S8KalQVV2KmiphKmMoo5bzRjDRNlJVxFpVV6qUsrE1aznwMXo43pvjf-_y-3rrooWuMz34XdRM0oopxTN4_w_c-F3oczYtpSCVKCXNEDlCNvgYA7R6CPlDYa8p0Ye-de5bH_rWp76z5e5ocQDwh5_UXzp0e-0</recordid><startdate>20040501</startdate><enddate>20040501</enddate><creator>Jung, Sung-Tae</creator><creator>Lee, Sang-Seol</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>F28</scope><scope>FR3</scope><scope>L7M</scope></search><sort><creationdate>20040501</creationdate><title>A 4-way pipelined processing architecture for three-step search block-matching motion estimation</title><author>Jung, Sung-Tae ; Lee, Sang-Seol</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c414t-abb6169442063c3d51497b54b194a7aa121c33d424fd8970cc9b79588dcb2f3e3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2004</creationdate><topic>Clocks</topic><topic>Computer architecture</topic><topic>Concurrent computing</topic><topic>Data compression</topic><topic>Hardware</topic><topic>Motion estimation</topic><topic>Transform coding</topic><topic>Very large scale integration</topic><topic>Video coding</topic><topic>Video sequences</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Jung, Sung-Tae</creatorcontrib><creatorcontrib>Lee, Sang-Seol</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 1998–Present</collection><collection>IEEE Xplore (Online service)</collection><collection>CrossRef</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>ANTE: Abstracts in New Technology &amp; Engineering</collection><collection>Engineering Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>IEEE transactions on consumer electronics</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Jung, Sung-Tae</au><au>Lee, Sang-Seol</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>A 4-way pipelined processing architecture for three-step search block-matching motion estimation</atitle><jtitle>IEEE transactions on consumer electronics</jtitle><stitle>T-CE</stitle><date>2004-05-01</date><risdate>2004</risdate><volume>50</volume><issue>2</issue><spage>674</spage><epage>681</epage><pages>674-681</pages><issn>0098-3063</issn><eissn>1558-4127</eissn><coden>ITCEDA</coden><abstract>A novel 4-way pipelined processing architecture is presented for three-step search block-matching motion estimation. For the 4-way pipelined processing, we have developed a method which divides the current block and search area into 4 subregions respectively and processes them concurrently. Also, we have developed memory partitioning method to access pixel data from 4 subregions concurrently without memory conflict. The architecture has been designed and simulated with C language and VHDL. Simulation results show that the proposed architecture achieves a high performance for real time motion estimation.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TCE.2004.1309447</doi><tpages>8</tpages></addata></record>
fulltext fulltext
identifier ISSN: 0098-3063
ispartof IEEE transactions on consumer electronics, 2004-05, Vol.50 (2), p.674-681
issn 0098-3063
1558-4127
language eng
recordid cdi_proquest_miscellaneous_28172993
source IEEE Xplore (Online service)
subjects Clocks
Computer architecture
Concurrent computing
Data compression
Hardware
Motion estimation
Transform coding
Very large scale integration
Video coding
Video sequences
title A 4-way pipelined processing architecture for three-step search block-matching motion estimation
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-22T20%3A10%3A42IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_ieee_&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=A%204-way%20pipelined%20processing%20architecture%20for%20three-step%20search%20block-matching%20motion%20estimation&rft.jtitle=IEEE%20transactions%20on%20consumer%20electronics&rft.au=Jung,%20Sung-Tae&rft.date=2004-05-01&rft.volume=50&rft.issue=2&rft.spage=674&rft.epage=681&rft.pages=674-681&rft.issn=0098-3063&rft.eissn=1558-4127&rft.coden=ITCEDA&rft_id=info:doi/10.1109/TCE.2004.1309447&rft_dat=%3Cproquest_ieee_%3E2427816501%3C/proquest_ieee_%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c414t-abb6169442063c3d51497b54b194a7aa121c33d424fd8970cc9b79588dcb2f3e3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=884074581&rft_id=info:pmid/&rft_ieee_id=1309447&rfr_iscdi=true