Communication performance in multiple-bus systems

A simple queueing model is presented for studying the effect of multiple-bus interconnection networks on the performance of asynchronous multiprocessor systems. The proposed model is suitable for systems in which each processor has a local memory and is thus able to continue processing while waiting...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on computers 1988-07, Vol.37 (7), p.848-853
Main Authors: Yang, Q., Zaky, S.G.
Format: Article
Language:English
Subjects:
Applied sciences
Closed-form solution
Computers, microcomputers
Costs
Delay effects
Electronics
Exact sciences and technology
Fault tolerance
Hardware
Intelligent networks
Multiprocessing systems
Multiprocessor interconnection networks
Telecommunication traffic
Throughput
Traffic control
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:A simple queueing model is presented for studying the effect of multiple-bus interconnection networks on the performance of asynchronous multiprocessor systems. The proposed model is suitable for systems in which each processor has a local memory and is thus able to continue processing while waiting for a response from the global memory. An approximate, closed-form solution is given that is simple and easy to use for any number of processors, buses, or memory modules and for arbitrary memory block size. The model is used to study the access time of the global memory as a function of the number of buses for different local-memory/global-memory traffic rates.< >
ISSN:0018-9340
1557-9956
DOI:10.1109/12.2230