A process for the combined fabrication of ion sensors and CMOS circuits

A novel process for the fabrication of ion-selective field-effect transistors (ISFETs) together with CMOS circuits on the same chip is reported. The process is based on a standard 2- mu m, n-well, CMOS process, which is only modified starting at the metal interconnect step. The interconnect layer us...

Full description

Saved in:
Bibliographic Details
Published in:IEEE electron device letters 1988-01, Vol.9 (1), p.44-46
Main Authors: Bousse, L., Shott, J., Meindl, J.D.
Format: Article
Language:English
Subjects:
Applied sciences
CMOS process
Electronics
Etching
Exact sciences and technology
Fabrication
FETs
Hafnium
Insulation
Integrated circuit interconnections
Integrated circuits
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
Silicides
Silicon
Tungsten
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:A novel process for the fabrication of ion-selective field-effect transistors (ISFETs) together with CMOS circuits on the same chip is reported. The process is based on a standard 2- mu m, n-well, CMOS process, which is only modified starting at the metal interconnect step. The interconnect layer used is tungsten silicide. ISFETs are fabricated with floating polysilicon gates, which are exposed to photolithographic masking and HF etching before silicon nitride is deposited on the wafer. This layer of Si/sub 3/N/sub 4/ acts both as the pH-sensitive insulator for the ISFETs and as a protection layer for the on-chip circuitry buried beneath it. A source-follower circuit is described that provides an output voltage dependent on the threshold-voltage variations of the sensing transistor.< >
ISSN:0741-3106
1558-0563
DOI:10.1109/55.20408