A Comparative Evaluation of Designs for Reliable Memory Systems

• Published in: Journal of electronic testing 2005-08, Vol.21 (4), p.429-444
• Main Authors: Cardarilli, G. C., Lombardi, F., Ottavi, M., Pontarelli, S., Re, M., Salsano, A.
• Format: Article
• Language: English
• Subjects: Comparative analysis; Random access memory
• ISSN: 0923-8174; 1573-0727
• DOI: 10.1007/s10836-005-0975-9

Issue Title: Special Issue on On-Line-Testing and Fault Tolerance This paper addresses the design of storage systems for operation under critical environmental conditions. For these applications, these systems should have low latency time in access, high performance in throughput and high storage capabilities; therefore, they must be assembled using highly reliable components, while allowing flexibility in design. Commercial Off The Shelf (COTS) components have often been used. A COTS-based architecture is analyzed in this paper; the proposed architecture uses design-level techniques (such as error detection/correction codes and scrubbing) to make commercially available Dynamic Random Access Memory (DRAM) chips tolerant to faults. This paper provides a complete and novel analysis of engineering alternatives which arise in the design of a highly reliable memory system based on Reed Solomon coding. A comparative analysis of methods for permanent fault detection is provided; moreover using a Markovian characterization, different functional arrangements (based on code and scrubbing frequency) are investigated and evaluated.[PUBLICATION ABSTRACT]