A process-insensitive high-performance NMOS operational amplifier

A new high-performance NMOS operational amplifier is described which has been fabricated using a standard n-channel enhancement-depletion MOS process. A new input stage, employing common-mode feedback, is presented that reduces the circuit's sensitivity to process variations. The compensation o...

Full description

Saved in:
Bibliographic Details
Published in:IEEE journal of solid-state circuits 1980-12, Vol.15 (6), p.921-928
Main Authors: Tsividis, Y.P., Fraser, D.L., Dziak, J.E.
Format: Article
Language:English
Subjects:
Bandwidth
Capacitance
Circuit noise
Feedback circuits
Immune system
MOS devices
Noise reduction
Operational amplifiers
Power dissipation
Threshold voltage
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:A new high-performance NMOS operational amplifier is described which has been fabricated using a standard n-channel enhancement-depletion MOS process. A new input stage, employing common-mode feedback, is presented that reduces the circuit's sensitivity to process variations. The compensation of MOS cascade stages is examined and a simple improvement is shown to dramatically reduce the total compensation capacitance. It is shown that the high-performance of this design is maintained for a large variation in depletion device thresholds. Finally, an output stage is described with low quiescent power dissipation and improved driving capabilities.
ISSN:0018-9200
1558-173X
DOI:10.1109/JSSC.1980.1051498