A DUAL-GATE CELL (DGC) FeRAM WITH NDRO AND RANDOM ACCESS SCHEME FOR NANOSCALE AND TERABIT NON-VOLATILE MEMORY

This paper proposes a new dual-gate cell (DGC) FeRAM. The dual-gate cell is composed with MFSFET and MOSFET faced in parallel with common drain, source and float channel. The gates of the dual-gate cell are controlled by wordline and bottom wordline, respectively. A multitude of the dual-gate cells...

Full description

Saved in:
Bibliographic Details
Published in:Integrated ferroelectrics 2006-11, Vol.81 (1), p.141-148
Main Authors: KANG, HEE-BOK, LEE, JAE-JIN, HONG, SUK-KYOUNG, AHN, JIN-HONG, KIH, JOONG-SIK, SUNG, MAN YOUNG, SUNG, YOUNG-KWON
Format: Article
Language:English
Subjects:
depletion DGC
dual-gate cell (DGC) FeRAM
enhancement DGC
MFSFET
non-destructive read out (NDRO)
Citations: Items that this one cites
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper proposes a new dual-gate cell (DGC) FeRAM. The dual-gate cell is composed with MFSFET and MOSFET faced in parallel with common drain, source and float channel. The gates of the dual-gate cell are controlled by wordline and bottom wordline, respectively. A multitude of the dual-gate cells are arrayed in serial connection for unit array scheme. The WL_1 to WL_m of MFSFET are not biased for sensing operation in read mode, thus there are no degradation and disturbance to the cell retention data in read access. The write cycle composed with two sub-write cycles of data '1' preserve or data '0' write cycle after the first sub-write cycle of data '1' write to all active cells. The data '1' is preserved by the same voltage polarity between WL_1 and channel voltage of the MFSFET. The random access operation is possible in both read and write mode with non-destructive read out (NDRO).
ISSN:1058-4587
1607-8489
DOI:10.1080/10584580600660249