A Compact Four-Quadrant Floating-Gate MOS Multiplier

A compact, four-quadrant analog CMOS multiplier featuring wide dynamic range is presented. The capacitive voltage division obtained by the use of Floating-Gate MOS (FGMOS) transistors, and an accurate wide-swing current mirror based on active bootstrapping, allow a wide input range, low harmonic dis...

Full description

Saved in:
Bibliographic Details
Published in:Analog integrated circuits and signal processing 2004-12, Vol.41 (2/3), p.159-166
Main Authors: Navarro, Iñigo, López-Martín, Antonio J., de la Cruz, Carlos A., Carlosena, Alfonso
Format: Article
Language:English
Citations: Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:A compact, four-quadrant analog CMOS multiplier featuring wide dynamic range is presented. The capacitive voltage division obtained by the use of Floating-Gate MOS (FGMOS) transistors, and an accurate wide-swing current mirror based on active bootstrapping, allow a wide input range, low harmonic distortion, and high linearity. Simulation and measurement results for a 0.8 m CMOS prototype demonstrate the validity of the proposed approach.
ISSN:0925-1030
DOI:10.1023/B:ALOG.0000041633.20444.cf