Soft-error resilience of the IBM POWER6 processor input/output subsystem

The soft-error resilience of the IBM POWER6(TM) processor I/O (input/output) subsystem was measured using proton beam irradiation to accelerate the effect of single-event upsets. Test programs exercised each of the adapters on the chip. Error rates were measured for various cases ranging from idle t...

Full description

Saved in:
Bibliographic Details
Published in:IBM journal of research and development 2008-05, Vol.52 (3), p.285-292
Main Authors: Bender, C, Sanda, P N, Kudva, P, Mata, R, Pokala, V, Haraden, R, Schallhorn, M
Format: Article
Language:English
Subjects:
Error analysis
Integrated circuits
Microprocessors
Citations: Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:The soft-error resilience of the IBM POWER6(TM) processor I/O (input/output) subsystem was measured using proton beam irradiation to accelerate the effect of single-event upsets. Test programs exercised each of the adapters on the chip. Error rates were measured for various cases ranging from idle to high I/O bandwidth and utilization. The POWER6 processor and I/O hub subsystem work together to maintain resiliency even under strenuous irradiation conditions. [PUBLICATION ABSTRACT]
ISSN:0018-8646
0018-8646
2151-8556
DOI:10.1147/rd.523.0285