Loading…

Hardware Reduction in Digital Delta-Sigma Modulators Via Error Masking - Part I: MASH DDSM

Two classes of techniques have been developed to whiten the quantization noise in digital delta-sigma modulators (DDSMs): deterministic and stochastic. In this two-part paper, a design methodology for reduced-complexity DDSMs is presented. The design methodology is based on error masking. Rules for...

Full description

Saved in:

Bibliographic Details
Published in:	IEEE transactions on circuits and systems. I, Regular papers Regular papers, 2009-04, Vol.56 (4), p.714-726
Main Authors:	Zhipeng Ye, Kennedy, M.P.
Format:	Article
Language:	English
Subjects:	Delta modulation Delta-sigma modulation Design engineering Design methodology Digital Digital delta-sigma modulators (DDSMs) Digital modulation error masking Errors Feedback loop Hardware Masking Modulators Multi-stage noise shaping Multistage MultistAge noise SHaping (MASH) Noise Quantization Semiconductor device noise Stochastic resonance
Citations:	Items that this one cites Items that cite this one
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

cited_by	cdi_FETCH-LOGICAL-c465t-c6c8b2a0e973f43949c683c00ec7db54da5fa7544f7348d7b2ba98d1ff72dec73
cites	cdi_FETCH-LOGICAL-c465t-c6c8b2a0e973f43949c683c00ec7db54da5fa7544f7348d7b2ba98d1ff72dec73
container_end_page	726
container_issue	4
container_start_page	714
container_title	IEEE transactions on circuits and systems. I, Regular papers
container_volume	56
creator	Zhipeng Ye Kennedy, M.P.
description	Two classes of techniques have been developed to whiten the quantization noise in digital delta-sigma modulators (DDSMs): deterministic and stochastic. In this two-part paper, a design methodology for reduced-complexity DDSMs is presented. The design methodology is based on error masking. Rules for selecting the word lengths of the stages in multistage architectures are presented. We show that the hardware requirement can be reduced by up to 20% compared with a conventional design, without sacrificing performance. Simulation and experimental results confirm theoretical predictions. Part I addresses MultistAge noise SHaping (MASH) DDSMs; Part II focuses on single-quantizer DDSMs.
doi_str_mv	10.1109/TCSI.2008.2003383
format	article
fullrecord	<record><control><sourceid>proquest_ieee_</sourceid><recordid>TN_cdi_proquest_miscellaneous_34492935</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4671056</ieee_id><sourcerecordid>34492935</sourcerecordid><originalsourceid>FETCH-LOGICAL-c465t-c6c8b2a0e973f43949c683c00ec7db54da5fa7544f7348d7b2ba98d1ff72dec73</originalsourceid><addsrcrecordid>eNp9kT1PwzAQhi0EEqXwAxCLxYBYUvyZ2GxVU2ilRiBSGFgi13EqlzQpdiLEvydRKwYGlrsbnnuluweAS4xGGCN5t5yk8xFBSPSFUkGPwABzLgIkUHjcz0wGghJxCs683yBEJKJ4AN5nyuVfyhn4YvJWN7auoK1gbNe2USWMTdmoILXrrYJJnbelamrn4ZtVcOpc7WCi_Iet1jCAz8o1cH4Pk3E6g3GcJufgpFClNxeHPgSvD9PlZBYsnh7nk_Ei0CzkTaBDLVZEISMjWjAqmdShoBoho6N8xVmueKEizlgRUSbyaEVWSoocF0VE8o6hQ3Czz925-rM1vsm21mtTlqoydeszypgkkvIOvP0XxN1HiBSY9ej1H3RTt67qzshEiKMuTLIOwntIu9p7Z4ps5-xWue8uKeutZL2VrLeSHax0O1f7HWuM-eVZGGHEQ_oDAoCF4Q</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>861735394</pqid></control><display><type>article</type><title>Hardware Reduction in Digital Delta-Sigma Modulators Via Error Masking - Part I: MASH DDSM</title><source>IEEE Xplore (Online service)</source><creator>Zhipeng Ye ; Kennedy, M.P.</creator><creatorcontrib>Zhipeng Ye ; Kennedy, M.P.</creatorcontrib><description>Two classes of techniques have been developed to whiten the quantization noise in digital delta-sigma modulators (DDSMs): deterministic and stochastic. In this two-part paper, a design methodology for reduced-complexity DDSMs is presented. The design methodology is based on error masking. Rules for selecting the word lengths of the stages in multistage architectures are presented. We show that the hardware requirement can be reduced by up to 20% compared with a conventional design, without sacrificing performance. Simulation and experimental results confirm theoretical predictions. Part I addresses MultistAge noise SHaping (MASH) DDSMs; Part II focuses on single-quantizer DDSMs.</description><identifier>ISSN: 1549-8328</identifier><identifier>EISSN: 1558-0806</identifier><identifier>DOI: 10.1109/TCSI.2008.2003383</identifier><identifier>CODEN: ITCSCH</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Delta modulation ; Delta-sigma modulation ; Design engineering ; Design methodology ; Digital ; Digital delta-sigma modulators (DDSMs) ; Digital modulation ; error masking ; Errors ; Feedback loop ; Hardware ; Masking ; Modulators ; Multi-stage noise shaping ; Multistage ; MultistAge noise SHaping (MASH) ; Noise ; Quantization ; Semiconductor device noise ; Stochastic resonance</subject><ispartof>IEEE transactions on circuits and systems. I, Regular papers, 2009-04, Vol.56 (4), p.714-726</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2009</rights><lds50>peer_reviewed</lds50><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c465t-c6c8b2a0e973f43949c683c00ec7db54da5fa7544f7348d7b2ba98d1ff72dec73</citedby><cites>FETCH-LOGICAL-c465t-c6c8b2a0e973f43949c683c00ec7db54da5fa7544f7348d7b2ba98d1ff72dec73</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4671056$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,776,780,27903,27904,54774</link.rule.ids></links><search><creatorcontrib>Zhipeng Ye</creatorcontrib><creatorcontrib>Kennedy, M.P.</creatorcontrib><title>Hardware Reduction in Digital Delta-Sigma Modulators Via Error Masking - Part I: MASH DDSM</title><title>IEEE transactions on circuits and systems. I, Regular papers</title><addtitle>TCSI</addtitle><description>Two classes of techniques have been developed to whiten the quantization noise in digital delta-sigma modulators (DDSMs): deterministic and stochastic. In this two-part paper, a design methodology for reduced-complexity DDSMs is presented. The design methodology is based on error masking. Rules for selecting the word lengths of the stages in multistage architectures are presented. We show that the hardware requirement can be reduced by up to 20% compared with a conventional design, without sacrificing performance. Simulation and experimental results confirm theoretical predictions. Part I addresses MultistAge noise SHaping (MASH) DDSMs; Part II focuses on single-quantizer DDSMs.</description><subject>Delta modulation</subject><subject>Delta-sigma modulation</subject><subject>Design engineering</subject><subject>Design methodology</subject><subject>Digital</subject><subject>Digital delta-sigma modulators (DDSMs)</subject><subject>Digital modulation</subject><subject>error masking</subject><subject>Errors</subject><subject>Feedback loop</subject><subject>Hardware</subject><subject>Masking</subject><subject>Modulators</subject><subject>Multi-stage noise shaping</subject><subject>Multistage</subject><subject>MultistAge noise SHaping (MASH)</subject><subject>Noise</subject><subject>Quantization</subject><subject>Semiconductor device noise</subject><subject>Stochastic resonance</subject><issn>1549-8328</issn><issn>1558-0806</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2009</creationdate><recordtype>article</recordtype><recordid>eNp9kT1PwzAQhi0EEqXwAxCLxYBYUvyZ2GxVU2ilRiBSGFgi13EqlzQpdiLEvydRKwYGlrsbnnuluweAS4xGGCN5t5yk8xFBSPSFUkGPwABzLgIkUHjcz0wGghJxCs683yBEJKJ4AN5nyuVfyhn4YvJWN7auoK1gbNe2USWMTdmoILXrrYJJnbelamrn4ZtVcOpc7WCi_Iet1jCAz8o1cH4Pk3E6g3GcJufgpFClNxeHPgSvD9PlZBYsnh7nk_Ei0CzkTaBDLVZEISMjWjAqmdShoBoho6N8xVmueKEizlgRUSbyaEVWSoocF0VE8o6hQ3Czz925-rM1vsm21mtTlqoydeszypgkkvIOvP0XxN1HiBSY9ej1H3RTt67qzshEiKMuTLIOwntIu9p7Z4ps5-xWue8uKeutZL2VrLeSHax0O1f7HWuM-eVZGGHEQ_oDAoCF4Q</recordid><startdate>20090401</startdate><enddate>20090401</enddate><creator>Zhipeng Ye</creator><creator>Kennedy, M.P.</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><scope>F28</scope><scope>FR3</scope></search><sort><creationdate>20090401</creationdate><title>Hardware Reduction in Digital Delta-Sigma Modulators Via Error Masking - Part I: MASH DDSM</title><author>Zhipeng Ye ; Kennedy, M.P.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c465t-c6c8b2a0e973f43949c683c00ec7db54da5fa7544f7348d7b2ba98d1ff72dec73</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2009</creationdate><topic>Delta modulation</topic><topic>Delta-sigma modulation</topic><topic>Design engineering</topic><topic>Design methodology</topic><topic>Digital</topic><topic>Digital delta-sigma modulators (DDSMs)</topic><topic>Digital modulation</topic><topic>error masking</topic><topic>Errors</topic><topic>Feedback loop</topic><topic>Hardware</topic><topic>Masking</topic><topic>Modulators</topic><topic>Multi-stage noise shaping</topic><topic>Multistage</topic><topic>MultistAge noise SHaping (MASH)</topic><topic>Noise</topic><topic>Quantization</topic><topic>Semiconductor device noise</topic><topic>Stochastic resonance</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Zhipeng Ye</creatorcontrib><creatorcontrib>Kennedy, M.P.</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)【Remote access available】</collection><collection>CrossRef</collection><collection>Electronics & Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>ANTE: Abstracts in New Technology & Engineering</collection><collection>Engineering Research Database</collection><jtitle>IEEE transactions on circuits and systems. I, Regular papers</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Zhipeng Ye</au><au>Kennedy, M.P.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Hardware Reduction in Digital Delta-Sigma Modulators Via Error Masking - Part I: MASH DDSM</atitle><jtitle>IEEE transactions on circuits and systems. I, Regular papers</jtitle><stitle>TCSI</stitle><date>2009-04-01</date><risdate>2009</risdate><volume>56</volume><issue>4</issue><spage>714</spage><epage>726</epage><pages>714-726</pages><issn>1549-8328</issn><eissn>1558-0806</eissn><coden>ITCSCH</coden><abstract>Two classes of techniques have been developed to whiten the quantization noise in digital delta-sigma modulators (DDSMs): deterministic and stochastic. In this two-part paper, a design methodology for reduced-complexity DDSMs is presented. The design methodology is based on error masking. Rules for selecting the word lengths of the stages in multistage architectures are presented. We show that the hardware requirement can be reduced by up to 20% compared with a conventional design, without sacrificing performance. Simulation and experimental results confirm theoretical predictions. Part I addresses MultistAge noise SHaping (MASH) DDSMs; Part II focuses on single-quantizer DDSMs.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TCSI.2008.2003383</doi><tpages>13</tpages><oa>free_for_read</oa></addata></record>
fulltext	fulltext
identifier	ISSN: 1549-8328
ispartof	IEEE transactions on circuits and systems. I, Regular papers, 2009-04, Vol.56 (4), p.714-726
issn	1549-8328 1558-0806
language	eng
recordid	cdi_proquest_miscellaneous_34492935
source	IEEE Xplore (Online service)
subjects	Delta modulation Delta-sigma modulation Design engineering Design methodology Digital Digital delta-sigma modulators (DDSMs) Digital modulation error masking Errors Feedback loop Hardware Masking Modulators Multi-stage noise shaping Multistage MultistAge noise SHaping (MASH) Noise Quantization Semiconductor device noise Stochastic resonance
title	Hardware Reduction in Digital Delta-Sigma Modulators Via Error Masking - Part I: MASH DDSM
url	http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-24T09%3A30%3A40IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_ieee_&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Hardware%20Reduction%20in%20Digital%20Delta-Sigma%20Modulators%20Via%20Error%20Masking%20-%20Part%20I:%20MASH%20DDSM&rft.jtitle=IEEE%20transactions%20on%20circuits%20and%20systems.%20I,%20Regular%20papers&rft.au=Zhipeng%20Ye&rft.date=2009-04-01&rft.volume=56&rft.issue=4&rft.spage=714&rft.epage=726&rft.pages=714-726&rft.issn=1549-8328&rft.eissn=1558-0806&rft.coden=ITCSCH&rft_id=info:doi/10.1109/TCSI.2008.2003383&rft_dat=%3Cproquest_ieee_%3E34492935%3C/proquest_ieee_%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c465t-c6c8b2a0e973f43949c683c00ec7db54da5fa7544f7348d7b2ba98d1ff72dec73%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=861735394&rft_id=info:pmid/&rft_ieee_id=4671056&rfr_iscdi=true