An 8-bit 1.8 V 500 MS/s CMOS DAC with a novel four-stage current steering architecture

This paper presents an 8 bit 1.8 V 500 MSPS digital-to analog converter using 0.18μm double poly five metal CMOS technology for frequency domain applications. The proposed DAC is composed of four unit cell matrix. A novel decoding logic is used to remove the Inter Block Code Transition (IBT) glitch....

Full description

Saved in:
Bibliographic Details
Main Authors: Sarkar, Santanu, Prasad, Ravi sankar, Dey, Sanjoy Kumar, Belde, Vinay, Banerjee, Swapna
Format: Conference Proceeding
Language:English
Subjects:
Analog-digital conversion
Block codes
CMOS logic circuits
CMOS technology
Decoding
Digital-to-frequency converters
Frequency domain analysis
MATLAB
Matrix converters
SPICE
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper presents an 8 bit 1.8 V 500 MSPS digital-to analog converter using 0.18μm double poly five metal CMOS technology for frequency domain applications. The proposed DAC is composed of four unit cell matrix. A novel decoding logic is used to remove the Inter Block Code Transition (IBT) glitch. The proposed DAC shows less number of switching for a monotonic input and the product of number of switching and the current value associated with switching is also less than the segmented DAC. The SPICE simulated DNL and INL is 0.1373 LSB and 0.331 LSB respectively and are better than the segmented DAC. The proposed DAC also shows better SNDR and THD than the segmented DAC. The MATLAB simulated THD, SFDR and SNDR is more than 45 dB, 35 dB and 44 dB respectively at 500MS/s with a 10 MHz input sine wave with incoherent timing response between current switches.
ISSN:0271-4302
2158-1525
DOI:10.1109/ISCAS.2008.4541376