An 8-bit 1.8 V 500 MS/s CMOS DAC with a novel four-stage current steering architecture

This paper presents an 8 bit 1.8 V 500 MSPS digital-to analog converter using 0.18μm double poly five metal CMOS technology for frequency domain applications. The proposed DAC is composed of four unit cell matrix. A novel decoding logic is used to remove the Inter Block Code Transition (IBT) glitch....

Full description

Saved in:
Bibliographic Details
Main Authors: Sarkar, Santanu, Prasad, Ravi sankar, Dey, Sanjoy Kumar, Belde, Vinay, Banerjee, Swapna
Format: Conference Proceeding
Language:English
Subjects:
Analog-digital conversion
Block codes
CMOS logic circuits
CMOS technology
Decoding
Digital-to-frequency converters
Frequency domain analysis
MATLAB
Matrix converters
SPICE
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 152
container_issue
container_start_page 149
container_title
container_volume
creator Sarkar, Santanu
Prasad, Ravi sankar
Dey, Sanjoy Kumar
Belde, Vinay
Banerjee, Swapna
description This paper presents an 8 bit 1.8 V 500 MSPS digital-to analog converter using 0.18μm double poly five metal CMOS technology for frequency domain applications. The proposed DAC is composed of four unit cell matrix. A novel decoding logic is used to remove the Inter Block Code Transition (IBT) glitch. The proposed DAC shows less number of switching for a monotonic input and the product of number of switching and the current value associated with switching is also less than the segmented DAC. The SPICE simulated DNL and INL is 0.1373 LSB and 0.331 LSB respectively and are better than the segmented DAC. The proposed DAC also shows better SNDR and THD than the segmented DAC. The MATLAB simulated THD, SFDR and SNDR is more than 45 dB, 35 dB and 44 dB respectively at 500MS/s with a 10 MHz input sine wave with incoherent timing response between current switches.
doi_str_mv 10.1109/ISCAS.2008.4541376
format conference_proceeding
fullrecord <record><control><sourceid>proquest_CHZPO</sourceid><recordid>TN_cdi_proquest_miscellaneous_34507047</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4541376</ieee_id><sourcerecordid>34507047</sourcerecordid><originalsourceid>FETCH-LOGICAL-i206t-2e130e238e909da2e6aaf0bd1a7fbeb76898c1a0badee00382c369cd2b110e953</originalsourceid><addsrcrecordid>eNo1kLtuwkAURDcPpDiEH0iardIZ7r7sdWk5LyQQhRNaa21fwJGxye46Uf4-SJBpppijKQ4h9wymjEEym-dZmk85gJ5KJZmIowtyyySXkkVasksScKZ0yBRXV2SSxPp_E_E1CYDHLJQC-IgEGsJIRkrADZk49wnHSCW44gFZpx3VYdl4yqaarqkCoMt85mi2XOX0Kc3oT-N31NCu_8aWbvrBhs6bLdJqsBY7T51HtE23pcZWu8Zj5QeLd2S0Ma3DybnH5OPl-T17Cxer13mWLsKGQ-RDjkwAcqExgaQ2HCNjNlDWzMSbEss40omumIHS1IgAQvNKRElV8_JoCBMlxuTx9Huw_deAzhf7xlXYtqbDfnCFkApikPERfDiBDSIWB9vsjf0tzl7FH-kQYoI</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype><pqid>34507047</pqid></control><display><type>conference_proceeding</type><title>An 8-bit 1.8 V 500 MS/s CMOS DAC with a novel four-stage current steering architecture</title><source>IEEE Xplore All Conference Series</source><creator>Sarkar, Santanu ; Prasad, Ravi sankar ; Dey, Sanjoy Kumar ; Belde, Vinay ; Banerjee, Swapna</creator><creatorcontrib>Sarkar, Santanu ; Prasad, Ravi sankar ; Dey, Sanjoy Kumar ; Belde, Vinay ; Banerjee, Swapna</creatorcontrib><description>This paper presents an 8 bit 1.8 V 500 MSPS digital-to analog converter using 0.18μm double poly five metal CMOS technology for frequency domain applications. The proposed DAC is composed of four unit cell matrix. A novel decoding logic is used to remove the Inter Block Code Transition (IBT) glitch. The proposed DAC shows less number of switching for a monotonic input and the product of number of switching and the current value associated with switching is also less than the segmented DAC. The SPICE simulated DNL and INL is 0.1373 LSB and 0.331 LSB respectively and are better than the segmented DAC. The proposed DAC also shows better SNDR and THD than the segmented DAC. The MATLAB simulated THD, SFDR and SNDR is more than 45 dB, 35 dB and 44 dB respectively at 500MS/s with a 10 MHz input sine wave with incoherent timing response between current switches.</description><identifier>ISSN: 0271-4302</identifier><identifier>ISBN: 9781424416837</identifier><identifier>ISBN: 1424416833</identifier><identifier>EISSN: 2158-1525</identifier><identifier>EISBN: 1424416841</identifier><identifier>EISBN: 9781424416844</identifier><identifier>DOI: 10.1109/ISCAS.2008.4541376</identifier><identifier>LCCN: 80-646530</identifier><language>eng</language><publisher>IEEE</publisher><subject>Analog-digital conversion ; Block codes ; CMOS logic circuits ; CMOS technology ; Decoding ; Digital-to-frequency converters ; Frequency domain analysis ; MATLAB ; Matrix converters ; SPICE</subject><ispartof>2008 IEEE International Symposium on Circuits and Systems, 2008, p.149-152</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4541376$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,314,776,780,785,786,2052,27903,27904,54533,54898,54910</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4541376$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Sarkar, Santanu</creatorcontrib><creatorcontrib>Prasad, Ravi sankar</creatorcontrib><creatorcontrib>Dey, Sanjoy Kumar</creatorcontrib><creatorcontrib>Belde, Vinay</creatorcontrib><creatorcontrib>Banerjee, Swapna</creatorcontrib><title>An 8-bit 1.8 V 500 MS/s CMOS DAC with a novel four-stage current steering architecture</title><title>2008 IEEE International Symposium on Circuits and Systems</title><addtitle>ISCAS</addtitle><description>This paper presents an 8 bit 1.8 V 500 MSPS digital-to analog converter using 0.18μm double poly five metal CMOS technology for frequency domain applications. The proposed DAC is composed of four unit cell matrix. A novel decoding logic is used to remove the Inter Block Code Transition (IBT) glitch. The proposed DAC shows less number of switching for a monotonic input and the product of number of switching and the current value associated with switching is also less than the segmented DAC. The SPICE simulated DNL and INL is 0.1373 LSB and 0.331 LSB respectively and are better than the segmented DAC. The proposed DAC also shows better SNDR and THD than the segmented DAC. The MATLAB simulated THD, SFDR and SNDR is more than 45 dB, 35 dB and 44 dB respectively at 500MS/s with a 10 MHz input sine wave with incoherent timing response between current switches.</description><subject>Analog-digital conversion</subject><subject>Block codes</subject><subject>CMOS logic circuits</subject><subject>CMOS technology</subject><subject>Decoding</subject><subject>Digital-to-frequency converters</subject><subject>Frequency domain analysis</subject><subject>MATLAB</subject><subject>Matrix converters</subject><subject>SPICE</subject><issn>0271-4302</issn><issn>2158-1525</issn><isbn>9781424416837</isbn><isbn>1424416833</isbn><isbn>1424416841</isbn><isbn>9781424416844</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2008</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNo1kLtuwkAURDcPpDiEH0iardIZ7r7sdWk5LyQQhRNaa21fwJGxye46Uf4-SJBpppijKQ4h9wymjEEym-dZmk85gJ5KJZmIowtyyySXkkVasksScKZ0yBRXV2SSxPp_E_E1CYDHLJQC-IgEGsJIRkrADZk49wnHSCW44gFZpx3VYdl4yqaarqkCoMt85mi2XOX0Kc3oT-N31NCu_8aWbvrBhs6bLdJqsBY7T51HtE23pcZWu8Zj5QeLd2S0Ma3DybnH5OPl-T17Cxer13mWLsKGQ-RDjkwAcqExgaQ2HCNjNlDWzMSbEss40omumIHS1IgAQvNKRElV8_JoCBMlxuTx9Huw_deAzhf7xlXYtqbDfnCFkApikPERfDiBDSIWB9vsjf0tzl7FH-kQYoI</recordid><startdate>20080101</startdate><enddate>20080101</enddate><creator>Sarkar, Santanu</creator><creator>Prasad, Ravi sankar</creator><creator>Dey, Sanjoy Kumar</creator><creator>Belde, Vinay</creator><creator>Banerjee, Swapna</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope><scope>7SC</scope><scope>7SP</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope></search><sort><creationdate>20080101</creationdate><title>An 8-bit 1.8 V 500 MS/s CMOS DAC with a novel four-stage current steering architecture</title><author>Sarkar, Santanu ; Prasad, Ravi sankar ; Dey, Sanjoy Kumar ; Belde, Vinay ; Banerjee, Swapna</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i206t-2e130e238e909da2e6aaf0bd1a7fbeb76898c1a0badee00382c369cd2b110e953</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2008</creationdate><topic>Analog-digital conversion</topic><topic>Block codes</topic><topic>CMOS logic circuits</topic><topic>CMOS technology</topic><topic>Decoding</topic><topic>Digital-to-frequency converters</topic><topic>Frequency domain analysis</topic><topic>MATLAB</topic><topic>Matrix converters</topic><topic>SPICE</topic><toplevel>online_resources</toplevel><creatorcontrib>Sarkar, Santanu</creatorcontrib><creatorcontrib>Prasad, Ravi sankar</creatorcontrib><creatorcontrib>Dey, Sanjoy Kumar</creatorcontrib><creatorcontrib>Belde, Vinay</creatorcontrib><creatorcontrib>Banerjee, Swapna</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Xplore</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection><collection>Computer and Information Systems Abstracts</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts – Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Sarkar, Santanu</au><au>Prasad, Ravi sankar</au><au>Dey, Sanjoy Kumar</au><au>Belde, Vinay</au><au>Banerjee, Swapna</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>An 8-bit 1.8 V 500 MS/s CMOS DAC with a novel four-stage current steering architecture</atitle><btitle>2008 IEEE International Symposium on Circuits and Systems</btitle><stitle>ISCAS</stitle><date>2008-01-01</date><risdate>2008</risdate><spage>149</spage><epage>152</epage><pages>149-152</pages><issn>0271-4302</issn><eissn>2158-1525</eissn><isbn>9781424416837</isbn><isbn>1424416833</isbn><eisbn>1424416841</eisbn><eisbn>9781424416844</eisbn><abstract>This paper presents an 8 bit 1.8 V 500 MSPS digital-to analog converter using 0.18μm double poly five metal CMOS technology for frequency domain applications. The proposed DAC is composed of four unit cell matrix. A novel decoding logic is used to remove the Inter Block Code Transition (IBT) glitch. The proposed DAC shows less number of switching for a monotonic input and the product of number of switching and the current value associated with switching is also less than the segmented DAC. The SPICE simulated DNL and INL is 0.1373 LSB and 0.331 LSB respectively and are better than the segmented DAC. The proposed DAC also shows better SNDR and THD than the segmented DAC. The MATLAB simulated THD, SFDR and SNDR is more than 45 dB, 35 dB and 44 dB respectively at 500MS/s with a 10 MHz input sine wave with incoherent timing response between current switches.</abstract><pub>IEEE</pub><doi>10.1109/ISCAS.2008.4541376</doi><tpages>4</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 0271-4302
ispartof 2008 IEEE International Symposium on Circuits and Systems, 2008, p.149-152
issn 0271-4302
2158-1525
language eng
recordid cdi_proquest_miscellaneous_34507047
source IEEE Xplore All Conference Series
subjects Analog-digital conversion
Block codes
CMOS logic circuits
CMOS technology
Decoding
Digital-to-frequency converters
Frequency domain analysis
MATLAB
Matrix converters
SPICE
title An 8-bit 1.8 V 500 MS/s CMOS DAC with a novel four-stage current steering architecture
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-27T17%3A30%3A22IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=An%208-bit%201.8%20V%20500%20MS/s%20CMOS%20DAC%20with%20a%20novel%20four-stage%20current%20steering%20architecture&rft.btitle=2008%20IEEE%20International%20Symposium%20on%20Circuits%20and%20Systems&rft.au=Sarkar,%20Santanu&rft.date=2008-01-01&rft.spage=149&rft.epage=152&rft.pages=149-152&rft.issn=0271-4302&rft.eissn=2158-1525&rft.isbn=9781424416837&rft.isbn_list=1424416833&rft_id=info:doi/10.1109/ISCAS.2008.4541376&rft.eisbn=1424416841&rft.eisbn_list=9781424416844&rft_dat=%3Cproquest_CHZPO%3E34507047%3C/proquest_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i206t-2e130e238e909da2e6aaf0bd1a7fbeb76898c1a0badee00382c369cd2b110e953%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=34507047&rft_id=info:pmid/&rft_ieee_id=4541376&rfr_iscdi=true