High-Accuracy Data Acquisition Architectures for Ultrasonic Imaging

This paper proposes a novel architecture for a data acquisition system intended to support the next generation of ultrasonic imaging instruments operating at or above 100 MHz. Existing systems have relatively poor signal-to-noise ratios and are limited in terms of their maximum data sampling rate, b...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on ultrasonics, ferroelectrics, and frequency control ferroelectrics, and frequency control, 2007-08, Vol.54 (8), p.1596-1605
Main Authors: Kalashnikov, Alexander N., Ivchenko, Vladimir G., Challis, Richard E., Hayes-Gill, Barrie R.
Format: Article
Language:English
Subjects:
Analog-digital conversion
Architecture
Clocks
Data acquisition
Data acquisition systems
Data Collection - methods
Devices
Digital signal processing
Field programmable analog arrays
Image Processing, Computer-Assisted
Imaging
Instruments
Sampling
Sampling methods
Signal averaging
Signal Processing, Computer-Assisted
Signal sampling
Signal to noise ratio
Software
Timing
Transducers
Ultrasonic imaging
Ultrasonic testing
Ultrasonography - instrumentation
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper proposes a novel architecture for a data acquisition system intended to support the next generation of ultrasonic imaging instruments operating at or above 100 MHz. Existing systems have relatively poor signal-to-noise ratios and are limited in terms of their maximum data sampling rate, both of which are improved by a combination of embedded averaging and embedded interleaved sampling. "On-the-fly" pipelined operation minimizes control overheads for signal averaging. A two-clock sampling timing system provides for effective sampling rates that are a factor of 20 or more above the basic sampling rate of the analog-to-digital converter (ADC). The system uses commercial field-programmable gate array devices operated at clock frequencies commensurable with the ADC clock. Implementation is via the Xilinx Xtreme digital signal processing development kit, available at low cost. Sample rates of up to 2160 MHz have been achieved in combination with up to 16384 coherent averages using the above-mentioned off-the-shelf hardware.
ISSN:0885-3010
1525-8955
DOI:10.1109/TUFFC.2007.430