Pipelined Architecture for Additive Range Reduction

Range reduction is a crucial step for the accuracy in trigonometric functions evaluation. A new pipelined architecture to deal with range reduction for floating point representation is presented in this paper. The algorithm is based on a look-up table storing the corresponding powers of 2 mod A . Th...

Full description

Saved in:
Bibliographic Details
Published in:Journal of signal processing systems 2008-11, Vol.53 (1-2), p.103-112
Main Authors: Jaime, Francisco J., Villalba, Julio, Hormigo, Javier, Zapata, Emilio L.
Format: Article
Language:English
Subjects:
Circuits and Systems
Computer Imaging
Electrical Engineering
Engineering
Image Processing and Computer Vision
Pattern Recognition
Pattern Recognition and Graphics
Signal,Image and Speech Processing
Vision
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Range reduction is a crucial step for the accuracy in trigonometric functions evaluation. A new pipelined architecture to deal with range reduction for floating point representation is presented in this paper. The algorithm is based on a look-up table storing the corresponding powers of 2 mod A . The overall design has been optimized for a modulo equal to 2 π , which is the most widely used due to trigonometric functions requirements. We provide an evaluation of different configurations and a full error propagation study which ensures an accuracy of one unit in the last place.
ISSN:1939-8018
1939-8115
DOI:10.1007/s11265-008-0166-x