Research and Implement of Serial RapidIO on Chips Interconnection

A new type of multi-processor interconnected data processing system is developed based on SRIO protocol which is always used for interconnecting chips on a board. It solves two major bottlenecks of high-speed computing and high-speed communications effectively in realtime processing system. The hard...

Full description

Saved in:
Bibliographic Details
Published in:Key engineering materials 2010-01, Vol.439-440, p.231-235
Main Authors: Su, Hai Bing, Huang, Xiao Yun, Cheng, Bo, Wu, Qin Zhang
Format: Article
Language:English
Subjects:
Chips
Communication systems
Computation
Data processing
Hardware
High speed
Interconnection
Networks
Real time
Serials
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 235
container_issue
container_start_page 231
container_title Key engineering materials
container_volume 439-440
creator Su, Hai Bing
Huang, Xiao Yun
Cheng, Bo
Wu, Qin Zhang
description A new type of multi-processor interconnected data processing system is developed based on SRIO protocol which is always used for interconnecting chips on a board. It solves two major bottlenecks of high-speed computing and high-speed communications effectively in realtime processing system. The hardware structure of the system is introduced in this paper, and a interconnecting network composed of four dsps is implemented in which any pair of dsps can communicate at 3.125Gbps.
doi_str_mv 10.4028/www.scientific.net/KEM.439-440.231
format article
fullrecord <record><control><sourceid>proquest_cross</sourceid><recordid>TN_cdi_proquest_miscellaneous_753660980</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>753660980</sourcerecordid><originalsourceid>FETCH-LOGICAL-c307t-cf38bfd917e9025a2c82450c7abc81b1d2316bc22cc33c042fa7b7a85bba47a03</originalsourceid><addsrcrecordid>eNqVkEtLAzEUhYMoWKv_ITtBmGke88gsa30VK4Wq65C5k6EpM5kxSSn-e1MquHZ1z-Lwce6H0B0laUaYmB0Oh9SD0TaY1kBqdZi9Pr6lGa-SLCMp4_QMTWhRsKQqq_w8ZkJ5UglWXKIr73eEcCpoPkHzjfZaOdhiZRu87MdO95GKhxa_a2dUhzdqNM1yjQeLF1szery0QTsYrNUQzGCv0UWrOq9vfu8UfT49fixektX6ebmYrxLgpAwJtFzUbVPRUleE5YqBYFlOoFQ1CFrTJm4uamAMgHMgGWtVWZdK5HWtslIRPkW3J-7ohq-99kH2xoPuOmX1sPeyzHlRkEocm_enJrjBe6dbOTrTK_ctKZFHfTLqk3_6ZNQnoz4Z9cmoT8YpEfJwggSnrA8atnI37J2NL_4H8wNVxYMQ</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>753660980</pqid></control><display><type>article</type><title>Research and Implement of Serial RapidIO on Chips Interconnection</title><source>Scientific.net Journals</source><creator>Su, Hai Bing ; Huang, Xiao Yun ; Cheng, Bo ; Wu, Qin Zhang</creator><creatorcontrib>Su, Hai Bing ; Huang, Xiao Yun ; Cheng, Bo ; Wu, Qin Zhang</creatorcontrib><description>A new type of multi-processor interconnected data processing system is developed based on SRIO protocol which is always used for interconnecting chips on a board. It solves two major bottlenecks of high-speed computing and high-speed communications effectively in realtime processing system. The hardware structure of the system is introduced in this paper, and a interconnecting network composed of four dsps is implemented in which any pair of dsps can communicate at 3.125Gbps.</description><identifier>ISSN: 1013-9826</identifier><identifier>ISSN: 1662-9795</identifier><identifier>EISSN: 1662-9795</identifier><identifier>DOI: 10.4028/www.scientific.net/KEM.439-440.231</identifier><language>eng</language><publisher>Trans Tech Publications Ltd</publisher><subject>Chips ; Communication systems ; Computation ; Data processing ; Hardware ; High speed ; Interconnection ; Networks ; Real time ; Serials</subject><ispartof>Key engineering materials, 2010-01, Vol.439-440, p.231-235</ispartof><rights>2010 Trans Tech Publications Ltd</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Uhttps://www.scientific.net/Image/TitleCover/930?width=600</thumbnail><link.rule.ids>314,776,780,27901,27902</link.rule.ids></links><search><creatorcontrib>Su, Hai Bing</creatorcontrib><creatorcontrib>Huang, Xiao Yun</creatorcontrib><creatorcontrib>Cheng, Bo</creatorcontrib><creatorcontrib>Wu, Qin Zhang</creatorcontrib><title>Research and Implement of Serial RapidIO on Chips Interconnection</title><title>Key engineering materials</title><description>A new type of multi-processor interconnected data processing system is developed based on SRIO protocol which is always used for interconnecting chips on a board. It solves two major bottlenecks of high-speed computing and high-speed communications effectively in realtime processing system. The hardware structure of the system is introduced in this paper, and a interconnecting network composed of four dsps is implemented in which any pair of dsps can communicate at 3.125Gbps.</description><subject>Chips</subject><subject>Communication systems</subject><subject>Computation</subject><subject>Data processing</subject><subject>Hardware</subject><subject>High speed</subject><subject>Interconnection</subject><subject>Networks</subject><subject>Real time</subject><subject>Serials</subject><issn>1013-9826</issn><issn>1662-9795</issn><issn>1662-9795</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2010</creationdate><recordtype>article</recordtype><recordid>eNqVkEtLAzEUhYMoWKv_ITtBmGke88gsa30VK4Wq65C5k6EpM5kxSSn-e1MquHZ1z-Lwce6H0B0laUaYmB0Oh9SD0TaY1kBqdZi9Pr6lGa-SLCMp4_QMTWhRsKQqq_w8ZkJ5UglWXKIr73eEcCpoPkHzjfZaOdhiZRu87MdO95GKhxa_a2dUhzdqNM1yjQeLF1szery0QTsYrNUQzGCv0UWrOq9vfu8UfT49fixektX6ebmYrxLgpAwJtFzUbVPRUleE5YqBYFlOoFQ1CFrTJm4uamAMgHMgGWtVWZdK5HWtslIRPkW3J-7ohq-99kH2xoPuOmX1sPeyzHlRkEocm_enJrjBe6dbOTrTK_ctKZFHfTLqk3_6ZNQnoz4Z9cmoT8YpEfJwggSnrA8atnI37J2NL_4H8wNVxYMQ</recordid><startdate>20100101</startdate><enddate>20100101</enddate><creator>Su, Hai Bing</creator><creator>Huang, Xiao Yun</creator><creator>Cheng, Bo</creator><creator>Wu, Qin Zhang</creator><general>Trans Tech Publications Ltd</general><scope>AAYXX</scope><scope>CITATION</scope><scope>7SR</scope><scope>8BQ</scope><scope>8FD</scope><scope>JG9</scope></search><sort><creationdate>20100101</creationdate><title>Research and Implement of Serial RapidIO on Chips Interconnection</title><author>Su, Hai Bing ; Huang, Xiao Yun ; Cheng, Bo ; Wu, Qin Zhang</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c307t-cf38bfd917e9025a2c82450c7abc81b1d2316bc22cc33c042fa7b7a85bba47a03</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2010</creationdate><topic>Chips</topic><topic>Communication systems</topic><topic>Computation</topic><topic>Data processing</topic><topic>Hardware</topic><topic>High speed</topic><topic>Interconnection</topic><topic>Networks</topic><topic>Real time</topic><topic>Serials</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Su, Hai Bing</creatorcontrib><creatorcontrib>Huang, Xiao Yun</creatorcontrib><creatorcontrib>Cheng, Bo</creatorcontrib><creatorcontrib>Wu, Qin Zhang</creatorcontrib><collection>CrossRef</collection><collection>Engineered Materials Abstracts</collection><collection>METADEX</collection><collection>Technology Research Database</collection><collection>Materials Research Database</collection><jtitle>Key engineering materials</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Su, Hai Bing</au><au>Huang, Xiao Yun</au><au>Cheng, Bo</au><au>Wu, Qin Zhang</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Research and Implement of Serial RapidIO on Chips Interconnection</atitle><jtitle>Key engineering materials</jtitle><date>2010-01-01</date><risdate>2010</risdate><volume>439-440</volume><spage>231</spage><epage>235</epage><pages>231-235</pages><issn>1013-9826</issn><issn>1662-9795</issn><eissn>1662-9795</eissn><abstract>A new type of multi-processor interconnected data processing system is developed based on SRIO protocol which is always used for interconnecting chips on a board. It solves two major bottlenecks of high-speed computing and high-speed communications effectively in realtime processing system. The hardware structure of the system is introduced in this paper, and a interconnecting network composed of four dsps is implemented in which any pair of dsps can communicate at 3.125Gbps.</abstract><pub>Trans Tech Publications Ltd</pub><doi>10.4028/www.scientific.net/KEM.439-440.231</doi><tpages>5</tpages></addata></record>
fulltext fulltext
identifier ISSN: 1013-9826
ispartof Key engineering materials, 2010-01, Vol.439-440, p.231-235
issn 1013-9826
1662-9795
1662-9795
language eng
recordid cdi_proquest_miscellaneous_753660980
source Scientific.net Journals
subjects Chips
Communication systems
Computation
Data processing
Hardware
High speed
Interconnection
Networks
Real time
Serials
title Research and Implement of Serial RapidIO on Chips Interconnection
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-01T01%3A51%3A16IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Research%20and%20Implement%20of%20Serial%20RapidIO%20on%20Chips%20Interconnection&rft.jtitle=Key%20engineering%20materials&rft.au=Su,%20Hai%20Bing&rft.date=2010-01-01&rft.volume=439-440&rft.spage=231&rft.epage=235&rft.pages=231-235&rft.issn=1013-9826&rft.eissn=1662-9795&rft_id=info:doi/10.4028/www.scientific.net/KEM.439-440.231&rft_dat=%3Cproquest_cross%3E753660980%3C/proquest_cross%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c307t-cf38bfd917e9025a2c82450c7abc81b1d2316bc22cc33c042fa7b7a85bba47a03%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=753660980&rft_id=info:pmid/&rfr_iscdi=true