Power Optimized ALU for Efficient Datapath

With the scaling of technology and the need for high performance and more functionality, power dissipation becomes a major bottleneck for microprocessor systems design. Also clock power can be significant in high performance systems. In this paper, a low power ALU for efficient datapath is proposed....

Full description

Saved in:
Bibliographic Details
Published in:International journal of computer applications 2010-01, Vol.11 (11), p.39-43
Main Authors: Kamaraju, M, Kishore, K Lal, N Tilak, A V
Format: Article
Language:English
Subjects:
Clocks
Dissipation
Electric potential
Gating and risering
High frequencies
Systems design
Voltage
Citations: Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:With the scaling of technology and the need for high performance and more functionality, power dissipation becomes a major bottleneck for microprocessor systems design. Also clock power can be significant in high performance systems. In this paper, a low power ALU for efficient datapath is proposed. In ALU, based on the observation, that while one functional unit is working other functional units remain idle, but they are connected to clock and all units dissipating significant amount of power. By using clock gating technique, a significant amount of power saving can be achieved at high frequency operations. Functionality of proposed ALU implemented on FPGA is tested using Xilinx tool. Power analysis is carried out using Xilinx's Xpower analysis tool. It is found that designed ALU is dissipating a power of 24mw when it is operated at a clock frequency of 15MHz and supply voltage of 2.4V under load current of 4.8mA
ISSN:0975-8887
0975-8887
DOI:10.5120/1624-2185