Low power finite state machine synthesis using power-gating

Power-gating turns off the power supply of a portion of the circuit completely, resulting in total elimination of power consumption for that part. However, it also necessitates that the sub-circuit to be activated should be charged for some time before its activation. This critical issue can influen...

Full description

Saved in:
Bibliographic Details
Published in:Integration (Amsterdam) 2011-06, Vol.44 (3), p.175-184
Main Authors: Nath Pradhan, Sambhu, Tilak Kumar, M., Chattopadhyay, Santanu
Format: Article
Language:English
Subjects:
Activation
Applied sciences
Charging
Circuits
Electrical engineering. Electrical power engineering
Electronic equipment and fabrication. Passive components, printed wiring boards, connectics
Electronics
Exact sciences and technology
Finite state machine
Finite state machines
Genetic algorithm
Low power
Partitioning
Power consumption
Power electronics, power supplies
Power supplies
Power-gating
Synthesis
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Power-gating turns off the power supply of a portion of the circuit completely, resulting in total elimination of power consumption for that part. However, it also necessitates that the sub-circuit to be activated should be charged for some time before its activation. This critical issue can influence the decomposition of a finite state machine (FSM) for its power gated implementation. In this paper we have presented a power-gating method that integrates FSM partitioning with state encoding, thus providing a total solution to the problem of power-aware FSM synthesis. It shows better results, in terms of dynamic and leakage power consumption, compared to the existing techniques reported in the literature.
ISSN:0167-9260
1872-7522
DOI:10.1016/j.vlsi.2011.03.003