High-speed high-precision CMOS analog rank order filter with O(n) complexity

A continuous-time implementation of a voltage-mode analog rank order filter is presented. The proposed circuit features high speed, high precision, and simple circuit implementation. The overall architecture exhibits linear increase of complexity with the number of inputs (O(n)), at the rate of seve...

Full description

Saved in:
Bibliographic Details
Published in:IEEE journal of solid-state circuits 2005-06, Vol.40 (6), p.1238-1248
Main Authors: Carvajal, R.G., Ramirez-Angulo, J., Ducoudray, G.O., Lopez-Martin, A.J.
Format: Article
Language:English
Subjects:
Analog array processing
Applied sciences
Array signal processing
Cellular neural networks
Circuit properties
Circuits
CMOS
Complexity
Design. Technologies. Operation analysis. Testing
Electric, optical and optoelectronic circuits
Electronic circuits
Electronics
Exact sciences and technology
Filtering
Filters
Frequency filters
High speed
Image processing
Impedance matching
Integrated circuits
Matching
order statistic filtering
ranked order filter
Semiconductor devices
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
Simulation
Statistics
Tail
Transistors
Voltage
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:A continuous-time implementation of a voltage-mode analog rank order filter is presented. The proposed circuit features high speed, high precision, and simple circuit implementation. The overall architecture exhibits linear increase of complexity with the number of inputs (O(n)), at the rate of seven transistors per input. Rank is easily programmable with the tail current for all rank order values from the Max to the Min case, and the programmed function is accurate for a wide range of tail currents. Moreover, unlike previously reported rank order structures the precision of the proposed circuit does not rely on perfect matching of all input transistors. Simulations as well as experimental results are presented that verify the functionality and performance of the proposed circuit.
ISSN:0018-9200
1558-173X
DOI:10.1109/JSSC.2005.848025