SC amplifier and SC integrator with an accurate gain of 2

A fully differential switched-capacitor (SC) amplifier and integrator with an accurate gain of 2 are proposed. Both circuits are based on a novel capacitor mismatch compensation scheme which uses the same capacitor as the charge sampling and summing element. Therefore, the gain error which is linear...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on circuits and systems. 2, Analog and digital signal processing Analog and digital signal processing, 2005-04, Vol.52 (4), p.194-198
Main Authors: Kye-Shin Lee, Yunyoung Choi, Maloberti, F.
Format: Article
Language:English
Subjects:
Adders
Amplification
Amplifiers
Capacitor mismatch
Capacitors
Circuits
Clocks
Differential amplifiers
Gain
gain error
Integrators
mismatch compensation
Operational amplifiers
Pipelines
Sampling
Sampling methods
Signal to noise ratio
Switched capacitor circuits
switched-capacitor (SC) circuits
Switching circuits
Voltage
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:A fully differential switched-capacitor (SC) amplifier and integrator with an accurate gain of 2 are proposed. Both circuits are based on a novel capacitor mismatch compensation scheme which uses the same capacitor as the charge sampling and summing element. Therefore, the gain error which is linearly proportional to the capacitor mismatch in conventional SC circuits becomes proportional to the square of the mismatch. In addition, the proposed scheme does not require additional active blocks, and the valid output is generated within two clock cycles.
ISSN:1549-7747
1057-7130
1558-3791
DOI:10.1109/TCSII.2005.843594