A 2-nW 1.1-V self-biased current reference in CMOS technology

This work presents the design of an ultra-low-power self-biased 400-pA current source. We propose the use of a very simple topology along with a design methodology based on the concept of inversion level. An efficient design methodology has resulted in a cell area around 0.045 mm/sup 2/ in the AMI 1...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on circuits and systems. 2, Analog and digital signal processing Analog and digital signal processing, 2005-02, Vol.52 (2), p.61-65
Main Authors: Camacho-Galeano, E.M., Galup-Montoro, C., Schneider, M.C.
Format: Article
Language:English
Subjects:
Analog integrated circuits
Circuits
CMOS
CMOS analog integrated circuit
CMOS technology
Control
current source
Current sources
Design engineering
Design methodology
Electric potential
Energy consumption
Low voltage
Methodology
Mirrors
MOSFET circuits
Paper technology
proportional to absolute temperature (PTAT) voltage
Temperature
Thermal resistance
Voltage
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by cdi_FETCH-LOGICAL-c403t-192e300c79a2f8d3afa0306d7f1866ed4c97653e297caa3a9ed8266686f1936e3
cites cdi_FETCH-LOGICAL-c403t-192e300c79a2f8d3afa0306d7f1866ed4c97653e297caa3a9ed8266686f1936e3
container_end_page 65
container_issue 2
container_start_page 61
container_title IEEE transactions on circuits and systems. 2, Analog and digital signal processing
container_volume 52
creator Camacho-Galeano, E.M.
Galup-Montoro, C.
Schneider, M.C.
description This work presents the design of an ultra-low-power self-biased 400-pA current source. We propose the use of a very simple topology along with a design methodology based on the concept of inversion level. An efficient design methodology has resulted in a cell area around 0.045 mm/sup 2/ in the AMI 1.5-/spl mu/m CMOS technology and power consumption around 2 nW for 1.2-V supply. Simulated and experimental results validate the design and show that the current source can operate at supply voltages down to 1.1 V with a good regulation (
doi_str_mv 10.1109/TCSII.2004.842059
format article
fullrecord <record><control><sourceid>proquest_cross</sourceid><recordid>TN_cdi_proquest_miscellaneous_901691099</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1396402</ieee_id><sourcerecordid>2582202021</sourcerecordid><originalsourceid>FETCH-LOGICAL-c403t-192e300c79a2f8d3afa0306d7f1866ed4c97653e297caa3a9ed8266686f1936e3</originalsourceid><addsrcrecordid>eNp9kD1PwzAURSMEEqXwAxBLxABTwrOd2HkDQxXxUamoQwuMlnFeIFWalDgZ-u9JCBISA9O7w7lXesfzzhmEjAHerNPVfB5ygChMIg4xHngTFsdJIBSywyFHGCgVqWPvxLkNAEcQfOLdznweVK8-C1nw4jsq8-CtMI4y33ZNQ1XrN5RTHyz5ReWnT8uV35L9qOqyft-feke5KR2d_dyp93x_t04fg8XyYZ7OFoGNQLQBQ04CwCo0PE8yYXIDAmSmcpZISVlkUclYEEdljREGKUu4lDKROUMhSUy963F319SfHblWbwtnqSxNRXXnNAKT2GvAnrz6l-QKk5iD6sHLP-Cm7pqq_0IjB9lPxQPERsg2tXO9Cb1riq1p9pqBHrzrb-968K5H733nYuwURPTLC5QRcPEF5JZ60Q</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>920699357</pqid></control><display><type>article</type><title>A 2-nW 1.1-V self-biased current reference in CMOS technology</title><source>IEEE Xplore (Online service)</source><creator>Camacho-Galeano, E.M. ; Galup-Montoro, C. ; Schneider, M.C.</creator><creatorcontrib>Camacho-Galeano, E.M. ; Galup-Montoro, C. ; Schneider, M.C.</creatorcontrib><description>This work presents the design of an ultra-low-power self-biased 400-pA current source. We propose the use of a very simple topology along with a design methodology based on the concept of inversion level. An efficient design methodology has resulted in a cell area around 0.045 mm/sup 2/ in the AMI 1.5-/spl mu/m CMOS technology and power consumption around 2 nW for 1.2-V supply. Simulated and experimental results validate the design and show that the current source can operate at supply voltages down to 1.1 V with a good regulation (&lt;6% /V variation of the supply voltage) in a 1.5-/spl mu/m technology.</description><identifier>ISSN: 1549-7747</identifier><identifier>ISSN: 1057-7130</identifier><identifier>EISSN: 1558-3791</identifier><identifier>DOI: 10.1109/TCSII.2004.842059</identifier><identifier>CODEN: ICSPE5</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Analog integrated circuits ; Circuits ; CMOS ; CMOS analog integrated circuit ; CMOS technology ; Control ; current source ; Current sources ; Design engineering ; Design methodology ; Electric potential ; Energy consumption ; Low voltage ; Methodology ; Mirrors ; MOSFET circuits ; Paper technology ; proportional to absolute temperature (PTAT) voltage ; Temperature ; Thermal resistance ; Voltage</subject><ispartof>IEEE transactions on circuits and systems. 2, Analog and digital signal processing, 2005-02, Vol.52 (2), p.61-65</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2005</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c403t-192e300c79a2f8d3afa0306d7f1866ed4c97653e297caa3a9ed8266686f1936e3</citedby><cites>FETCH-LOGICAL-c403t-192e300c79a2f8d3afa0306d7f1866ed4c97653e297caa3a9ed8266686f1936e3</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1396402$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,27924,27925,54796</link.rule.ids></links><search><creatorcontrib>Camacho-Galeano, E.M.</creatorcontrib><creatorcontrib>Galup-Montoro, C.</creatorcontrib><creatorcontrib>Schneider, M.C.</creatorcontrib><title>A 2-nW 1.1-V self-biased current reference in CMOS technology</title><title>IEEE transactions on circuits and systems. 2, Analog and digital signal processing</title><addtitle>TCSII</addtitle><description>This work presents the design of an ultra-low-power self-biased 400-pA current source. We propose the use of a very simple topology along with a design methodology based on the concept of inversion level. An efficient design methodology has resulted in a cell area around 0.045 mm/sup 2/ in the AMI 1.5-/spl mu/m CMOS technology and power consumption around 2 nW for 1.2-V supply. Simulated and experimental results validate the design and show that the current source can operate at supply voltages down to 1.1 V with a good regulation (&lt;6% /V variation of the supply voltage) in a 1.5-/spl mu/m technology.</description><subject>Analog integrated circuits</subject><subject>Circuits</subject><subject>CMOS</subject><subject>CMOS analog integrated circuit</subject><subject>CMOS technology</subject><subject>Control</subject><subject>current source</subject><subject>Current sources</subject><subject>Design engineering</subject><subject>Design methodology</subject><subject>Electric potential</subject><subject>Energy consumption</subject><subject>Low voltage</subject><subject>Methodology</subject><subject>Mirrors</subject><subject>MOSFET circuits</subject><subject>Paper technology</subject><subject>proportional to absolute temperature (PTAT) voltage</subject><subject>Temperature</subject><subject>Thermal resistance</subject><subject>Voltage</subject><issn>1549-7747</issn><issn>1057-7130</issn><issn>1558-3791</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2005</creationdate><recordtype>article</recordtype><recordid>eNp9kD1PwzAURSMEEqXwAxBLxABTwrOd2HkDQxXxUamoQwuMlnFeIFWalDgZ-u9JCBISA9O7w7lXesfzzhmEjAHerNPVfB5ygChMIg4xHngTFsdJIBSywyFHGCgVqWPvxLkNAEcQfOLdznweVK8-C1nw4jsq8-CtMI4y33ZNQ1XrN5RTHyz5ReWnT8uV35L9qOqyft-feke5KR2d_dyp93x_t04fg8XyYZ7OFoGNQLQBQ04CwCo0PE8yYXIDAmSmcpZISVlkUclYEEdljREGKUu4lDKROUMhSUy963F319SfHblWbwtnqSxNRXXnNAKT2GvAnrz6l-QKk5iD6sHLP-Cm7pqq_0IjB9lPxQPERsg2tXO9Cb1riq1p9pqBHrzrb-968K5H733nYuwURPTLC5QRcPEF5JZ60Q</recordid><startdate>20050201</startdate><enddate>20050201</enddate><creator>Camacho-Galeano, E.M.</creator><creator>Galup-Montoro, C.</creator><creator>Schneider, M.C.</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><scope>F28</scope><scope>FR3</scope></search><sort><creationdate>20050201</creationdate><title>A 2-nW 1.1-V self-biased current reference in CMOS technology</title><author>Camacho-Galeano, E.M. ; Galup-Montoro, C. ; Schneider, M.C.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c403t-192e300c79a2f8d3afa0306d7f1866ed4c97653e297caa3a9ed8266686f1936e3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2005</creationdate><topic>Analog integrated circuits</topic><topic>Circuits</topic><topic>CMOS</topic><topic>CMOS analog integrated circuit</topic><topic>CMOS technology</topic><topic>Control</topic><topic>current source</topic><topic>Current sources</topic><topic>Design engineering</topic><topic>Design methodology</topic><topic>Electric potential</topic><topic>Energy consumption</topic><topic>Low voltage</topic><topic>Methodology</topic><topic>Mirrors</topic><topic>MOSFET circuits</topic><topic>Paper technology</topic><topic>proportional to absolute temperature (PTAT) voltage</topic><topic>Temperature</topic><topic>Thermal resistance</topic><topic>Voltage</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Camacho-Galeano, E.M.</creatorcontrib><creatorcontrib>Galup-Montoro, C.</creatorcontrib><creatorcontrib>Schneider, M.C.</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library Online</collection><collection>CrossRef</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>ANTE: Abstracts in New Technology &amp; Engineering</collection><collection>Engineering Research Database</collection><jtitle>IEEE transactions on circuits and systems. 2, Analog and digital signal processing</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Camacho-Galeano, E.M.</au><au>Galup-Montoro, C.</au><au>Schneider, M.C.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>A 2-nW 1.1-V self-biased current reference in CMOS technology</atitle><jtitle>IEEE transactions on circuits and systems. 2, Analog and digital signal processing</jtitle><stitle>TCSII</stitle><date>2005-02-01</date><risdate>2005</risdate><volume>52</volume><issue>2</issue><spage>61</spage><epage>65</epage><pages>61-65</pages><issn>1549-7747</issn><issn>1057-7130</issn><eissn>1558-3791</eissn><coden>ICSPE5</coden><abstract>This work presents the design of an ultra-low-power self-biased 400-pA current source. We propose the use of a very simple topology along with a design methodology based on the concept of inversion level. An efficient design methodology has resulted in a cell area around 0.045 mm/sup 2/ in the AMI 1.5-/spl mu/m CMOS technology and power consumption around 2 nW for 1.2-V supply. Simulated and experimental results validate the design and show that the current source can operate at supply voltages down to 1.1 V with a good regulation (&lt;6% /V variation of the supply voltage) in a 1.5-/spl mu/m technology.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TCSII.2004.842059</doi><tpages>5</tpages></addata></record>
fulltext fulltext
identifier ISSN: 1549-7747
ispartof IEEE transactions on circuits and systems. 2, Analog and digital signal processing, 2005-02, Vol.52 (2), p.61-65
issn 1549-7747
1057-7130
1558-3791
language eng
recordid cdi_proquest_miscellaneous_901691099
source IEEE Xplore (Online service)
subjects Analog integrated circuits
Circuits
CMOS
CMOS analog integrated circuit
CMOS technology
Control
current source
Current sources
Design engineering
Design methodology
Electric potential
Energy consumption
Low voltage
Methodology
Mirrors
MOSFET circuits
Paper technology
proportional to absolute temperature (PTAT) voltage
Temperature
Thermal resistance
Voltage
title A 2-nW 1.1-V self-biased current reference in CMOS technology
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-26T05%3A20%3A29IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=A%202-nW%201.1-V%20self-biased%20current%20reference%20in%20CMOS%20technology&rft.jtitle=IEEE%20transactions%20on%20circuits%20and%20systems.%202,%20Analog%20and%20digital%20signal%20processing&rft.au=Camacho-Galeano,%20E.M.&rft.date=2005-02-01&rft.volume=52&rft.issue=2&rft.spage=61&rft.epage=65&rft.pages=61-65&rft.issn=1549-7747&rft.eissn=1558-3791&rft.coden=ICSPE5&rft_id=info:doi/10.1109/TCSII.2004.842059&rft_dat=%3Cproquest_cross%3E2582202021%3C/proquest_cross%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c403t-192e300c79a2f8d3afa0306d7f1866ed4c97653e297caa3a9ed8266686f1936e3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=920699357&rft_id=info:pmid/&rft_ieee_id=1396402&rfr_iscdi=true