10-bit Driver IC Using 3-bit DAC Embedded Operational Amplifier for Spatial Optical Modulators (SOMs)

A 10-bit driver IC for laser projection full high-definition TV (HDTV) applications using a spatial optical modulator (SOM) has been developed. For high-speed data transfer between the timing controller and driver IC, the driver IC adopts a mini-LVDS interface that operates up to 400 Mbps. To reduce...

Full description

Saved in:
Bibliographic Details
Published in:IEEE journal of solid-state circuits 2007-12, Vol.42 (12), p.2913-2922
Main Authors: KANG, Jin-Seong, KIM, Jin-Ho, YUN, Sang-Kyeong, YEO, In-Jae, HAN, Kyu-Bum, KIM, Taek-Soo, PARK, Sang-Il, KIM, Seon-Yung, SONG, Jun-Yong, KWON, Oh-Kyong, LEE, Yuen-Joong, KIM, Byung-Hoon, PARK, Chan-Woo, KWON, Kyoung-Soo, CHOI, Won-Tae
Format: Article
Language:English
Subjects:
10-bit gray scale
Amplifiers
Applied sciences
Channels
Circuit properties
Deviation
Digital-to-analog converter (DAC)
Driver circuits
driver IC
Drivers
Electric potential
Electric, optical and optoelectronic circuits
Electronic circuits
Electronics
Exact sciences and technology
HDTV
High speed optical techniques
high-definition TV (HDTV)
Imaging devices
Integrated circuits
Integrated optics. Optical fibers and wave guides
Modulators
Operational amplifiers
Optical amplifiers
Optical and optoelectronic circuits
Optical buffering
Optical modulation
Photonic integrated circuits
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
Semiconductor optical amplifiers
Settling
Signal convertors
spatial optical modulator (SOM)
Stimulated emission
Voltage
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:A 10-bit driver IC for laser projection full high-definition TV (HDTV) applications using a spatial optical modulator (SOM) has been developed. For high-speed data transfer between the timing controller and driver IC, the driver IC adopts a mini-LVDS interface that operates up to 400 Mbps. To reduce the chip area, a digital-to-analog converter (DAC) structure including a 7-bit resistor-string DAC and a unity-gain buffer, which has a 3-bit linear DAC, is proposed. The area of the proposed DAC is 40% smaller than that of the typical 8-bit resistor-string DAC. The driver IC, which has 546 channels, is fabricated using a 0.35-mum CMOS process, and its area is 21 700 mum times 3 000 mum. The measured INL and DNL of the output voltages are less than 0.13 LSB, and the settling time is 1.93 mus with 40 pF capacitive loads. The output voltage deviation of the driver IC is achieved as 1.3 mV by compensating the nonuniformity among output channels.
ISSN:0018-9200
1558-173X
DOI:10.1109/JSSC.2007.908690